IP Library Granted Patent US 8,035,714
Granted Patent B2
US 8,035,714 · App. 12/219,825 · Granted Oct 11, 2011

Solid-state imaging device, method of manufacturing the same, and camera

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,035,714
App. No.
12/219,825
Granted
Oct 11, 2011
Kind
B2
Abstract

Disclosed is a solid-state imaging device includes for each pixel a photoelectric conversion unit, a charge accumulating portion, and a potential barrier provided between the photoelectric conversion unit and the charge accumulating portion, in a thickness direction of a substrate. When light is received, a first charge derived from one of electron-hole pairs generated by photoelectric conversion is accumulated in the photoelectric conversion unit as signal charge, and the potential barrier is modulated by a second charge derived from the other of the electron-hole pairs so that the first charge that has accumulated in the charge accumulating portion is supplied to the photoelectric conversion unit.

Claims (36)

1. A solid-state imaging device comprising for each pixel:

a photoelectric conversion unit;

a charge accumulating portion; and

a potential barrier provided between the photoelectric conversion unit and the charge accumulating portion, in a thickness direction of a substrate, wherein

when light is received, a first charge derived from one of electron-hole pairs generated by photoelectric conversion is accumulated in the photoelectric conversion unit as signal charge, and

the potential barrier is modulated by a second charge derived from the other of the electron-hole pairs so that the first charge that has accumulated in the charge accumulating portion is supplied to the photoelectric conversion unit.

2. A solid-state imaging device according to claim 1 , wherein

the photoelectric conversion unit is disposed closer to a side where light is incident than the charge accumulating portion and the charge accumulating portion is formed deep in the substrate when looking from the side where light is incident.

3. A solid-state imaging device according to claim 1 , wherein

the photoelectric conversion unit is formed closer to a side where light is incident than the charge accumulating portion and the charge accumulating portion is formed at an intermediate position in the thickness direction of the substrate.

4. A solid-state imaging device according to claim 1 , wherein

the charge accumulating portion is formed closer to a side where light is incident than the photoelectric conversion unit.

5. A solid-state imaging device according to claim 1 , wherein

the charge accumulating portion is formed on both a side where light is incident and an opposite side with the photoelectric conversion unit in between.

6. A solid-state imaging device according to claim 1 , wherein

the photoelectric conversion unit is formed closer to a side where light is incident than the charge accumulating portion and a potential barrier on an opposite side of the charge accumulating portion to the side where light is incident is fixed.

7. A solid-state imaging device according to claim 6 , wherein

the potential barrier on an opposite side of the charge accumulating portion to the side where light is incident is formed so as to be shared by every pixel.

8. A solid-state imaging device according to claim 1 , wherein

the photoelectric conversion unit is formed closer to a side where light is incident than the charge accumulating portion and a potential barrier on an opposite side of the charge accumulating portion to the side where light is incident is controlled by controlling a potential of the substrate.

9. A solid-state imaging device according to claim 1 , wherein

the charge accumulated in the charge accumulating portion is simultaneously reset when the signal charge accumulated in the photoelectric conversion unit is reset.

10. A method of manufacturing a solid-state imaging device comprising the steps of:

implanting first ions of predetermined dopants into a surface of a semiconductor region before epitaxial growth;

accumulating an epitaxial growth layer on the surface of the semiconductor region and diffusing the predetermined dopants in the epitaxial growth layer; and

implanting second ions of predetermined dopants from a surface of the epitaxial growth layer, to form pixel separating portions, a photoelectric conversion unit that uses a first charge derived from one of electron-hole pairs generated by photoelectric conversion as signal charge, a charge accumulating portion in which the first charge is accumulated, and a potential barrier layer that is provided between the photoelectric conversion unit and the charge accumulating portion and is modulated by a second charge derived from one of the electron-hole pairs generated by the photoelectric conversion.

11. A camera comprising:

a solid-state imaging device;

an optical system that guides incident light to an imaging unit of the solid-state imaging device; and

a signal processing circuit that processes an output signal of the solid-state imaging device, wherein

the solid-state imaging device includes for every pixel:

a photoelectric conversion unit;

a charge accumulating portion; and

a potential barrier provided between the photoelectric conversion unit and the charge accumulating portion, in a thickness direction of a substrate, wherein

when light is received, a first charge derived from one of electron-hole pairs generated by photoelectric conversion is accumulated in the photoelectric conversion unit as signal charge, and

the potential barrier is modulated by a second charge derived from the other of the electron-hole pairs so that the first charge that has accumulated in the charge accumulating portion is supplied to the photoelectric conversion unit.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 19, 2016
From: SONY CORPORATION
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 040419/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 29, 2008
From: ITONAGA, KAZUICHIRO
To: SONY CORPORATION
Reel/Frame 021377/0570 →