IP Library Granted Patent US 9,496,907
Granted Patent B2
US 9,496,907 · App. 12/239,315 · Granted Nov 15, 2016

Circuit arrangement for processing a radio-frequency signal

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,496,907
App. No.
12/239,315
Granted
Nov 15, 2016
Kind
B2
Abstract

Described herein is a circuit arrangement for processing a radio-frequency signal.

Claims (26)

1. A circuit arrangement for processing a radio-frequency signal comprising:

a signal processing circuit comprising a modulator circuit or a demodulator circuit configured to receive a regulated supply voltage that provides a supply power to the modulator circuit or the demodulator circuit for operation thereof, and a frequency signal at a useful frequency;

a voltage regulating circuit coupled to the signal processing circuit and configured to receive a supply voltage and a switching signal at a switching frequency and generate the regulated supply voltage based on the supply voltage and the switching signal, the voltage regulating circuit comprising a switching regulator comprising a switch driven by a pulse width modulation signal having a pulse width that is a function of the switching signal, and wherein a value of the regulated supply voltage is based on the pulse width of the pulse width modulation signal;

wherein the voltage regulating circuit is configured to regulate a magnitude of the regulated supply voltage;

a frequency signal generator coupled to the signal processing circuit and configured to generate the frequency signal; and

a divider configured to receive the frequency signal from the frequency signal generator and generate the switching signal based thereon, wherein the useful frequency is a multiple of the switching frequency.

2. The circuit arrangement according to claim 1 , the voltage regulating circuit comprising a control unit configured to generate the pulse width modulation signal based on the switching signal.

3. The circuit arrangement according to claim 1 , the divider having an adjustable division ratio.

4. The circuit arrangement according to claim 1 , further comprising a second frequency signal generator configured to supply a second frequency signal.

5. The circuit arrangement according to claim 4 , further comprising a switching element whose input is connected to the frequency signal supply unit or to the second frequency signal supply unit and whose output is coupled to the voltage regulating circuit.

6. The circuit arrangement according to claim 1 , wherein the circuit arrangement resides in a mobile terminal.

7. The circuit arrangement according to claim 1 , wherein the circuit arrangement resides in a transmitter.

8. The circuit arrangement according to claim 1 , wherein the circuit arrangement resides in a receiver.

9. A transceiver comprising:

a voltage regulating circuit having an input coupled directly to an output of a divider and configured to couple to a voltage source, the voltage regulating circuit configured to generate one or more regulated supply voltages based on the voltage source when coupled thereto and a switching signal received from the divider, the voltage regulating circuit comprising a switching regulator comprising a switch driven by a pulse width modulation signal having a pulse width that is a function of the switching signal, and wherein a value of the regulated supply voltage is based on the pulse width of the pulse width modulation signal; and

wherein the voltage regulating circuit is configured to regulate a magnitude of the regulated supply voltage;

a frequency signal generator coupled to the divider and configured to generate a frequency signal that is provided to the divider, the frequency signal having a useful frequency for processing in a signal processing region of the transceiver.

10. The transceiver according to claim 9 , further comprising a phase shifter of a transmitting path, the phase shifter being coupled to the frequency signal generator and configured to receive the frequency signal from the frequency signal generator.

11. The transceiver according to claim 9 , further comprising a phase shifter of a receiving path, the phase shifter being coupled to the frequency signal generator and configured to receive the frequency signal from the frequency signal generator.

12. The transceiver according to claim 9 , further comprising an additional divider coupled to the voltage regulating circuit, the additional divider being configured to provide an additional frequency signal to the voltage regulating circuit, wherein the additional frequency signal has a different frequency than the frequency signal.

13. The transceiver according to claim 9 , wherein the voltage regulating circuit comprises a comparator that is configured to compare a particular supply voltage generated by the voltage regulating circuit with a reference voltage and provide a signal indicating the comparison between the particular supply voltage and the reference voltage to a control unit of the voltage regulating circuit.

14. The transceiver according to claim 9 , wherein the frequency signal generator comprises a phase-locked loop.

15. A device comprising:

a power divider coupled to a power amplifier and to a divider, the power divider being configured to receive a frequency signal and provide the frequency signal to the power amplifier and the divider; and

a voltage regulating circuit coupled to the divider and the power amplifier, wherein the voltage regulating circuit is configured to receive a supply voltage and a switching signal from the divider and provide a regulated supply voltage to the power amplifier based on the supply voltage and the switching signal, wherein the regulated supply voltage provides power to the power amplifier for operation thereof, the voltage regulating circuit comprising a switching regulator comprising a switch driven by a pulse width modulation signal having a pulse width that is a function of the switching signal, and wherein a value of the regulated supply voltage is based on the pulse width of the pulse width modulation signal;

wherein the voltage regulating circuit is configured to regulate a magnitude of the regulated supply voltage.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 17, 2020
From: INTEL CORPORATION
To: APPLE INC.
Reel/Frame 053518/0765 →
CONFIRMATORY ASSIGNMENT EFFECTIVE AS OF JANUARY 1, 2018 Recorded Aug 12, 2020
From: INTEL DEUTSCHLAND GMBH
To: INTEL CORPORATION
Reel/Frame 053477/0121 →
CHANGE OF NAME Recorded Nov 6, 2015
From: INTEL MOBILE COMMUNICATIONS GMBH
To: INTEL DEUTSCHLAND GMBH
Reel/Frame 037057/0061 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 19, 2012
From: INTEL MOBILE COMMUNICATIONS TECHNOLOGY GMBH
To: INTEL MOBILE COMMUNICATIONS GMBH
Reel/Frame 027556/0709 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 18, 2012
From: INFINEON TECHNOLOGIES AG
To: INTEL MOBILE COMMUNICATIONS TECHNOLOGY GMBH
Reel/Frame 027548/0623 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 12, 2008
From: GOLLY, REINHARD
To: INFINEON TECHNOLOGIES AG
Reel/Frame 021973/0461 →