IP Library Granted Patent US 8,053,748
Granted Patent B2
US 8,053,748 · App. 12/254,607 · Granted Nov 8, 2011

Integrated circuits with phase change devices

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,053,748
App. No.
12/254,607
Granted
Nov 8, 2011
Kind
B2
Abstract

Embodiments include methods, apparatus, and systems with integrated circuits having phase change devices. One embodiment includes an integrated circuit die and a phase change die having a phase change material that changes phases when a temperature at the integrated circuit die exceeds a threshold for a predetermined amount of time.

Claims (24)

1. An integrated circuit chip package, comprising:

an integrated circuit die;

a phase change die stacked on the integrated circuit die and having a phase change material with an electrical characteristic that changes with respect to a temperature of the integrated circuit die and that detects when thermal failure is approaching;

an interconnect providing communication into and out of the phase change die, wherein the integrated circuit die is an electronic circuit that includes semiconductor devices and passive components manufactured on a surface of a semiconductor material.

2. The integrated circuit chip package of claim 1 , wherein the phase change material alters from an amorphous state to a crystalline state when the temperature of the integrated circuit exceeds a threshold temperature for a predetermined time period.

3. The integrated circuit chip package of claim 1 , wherein the electrical characteristic is resistivity and the phase change die is a chalcogenide phase change die.

4. The integrated circuit chip package of claim 1 further comprising, a plurality of separate functional areas on the integrated circuit die, wherein two of the functional areas include a different phase change material.

5. The integrated circuit chip package of claim 1 further comprising:

a first functional area on the integrated circuit programmed with ones;

a second functional area on the integrated circuit programmed with zeros.

6. The integrated circuit chip package of claim 1 , wherein an electrical resistivity of the phase change material changes to notify that the integrated circuit die will fail.

7. The integrated circuit chip package of claim 1 , wherein the interconnect transmits a signal to a controller to notify of an upcoming failure based on a thermal history to which the integrated circuit die has been exposed.

8. An integrated circuit chip package, comprising:

an integrated circuit die; and

a phase change die positioned adjacent to the integrated circuit die and having a phase change material that measures when thermally induced failure is approaching by changing phases when a temperature at the integrated circuit die exceeds a threshold for a predetermined amount of time, wherein the integrated circuit die is an electronic circuit that includes semiconductor devices manufactured in a surface of a substrate of a semiconductor material.

9. The integrated circuit chip package of claim 8 , wherein the phase change material is directly mounted on the integrated circuit die.

10. The integrated circuit chip package of claim 8 , wherein the phase change material is externally mounted to the integrated circuit die as a package-on-package.

11. The integrated circuit chip package of claim 8 , wherein a fixed voltage is maintained across the phase change die, and a change in electrical resistance across the phase change die indicates that the temperature at the integrated circuit die exceeded the threshold for the predetermined amount of time.

12. The integrated circuit chip package of claim 8 , wherein the phase change die includes a first area where phase change material changes phases and a second area where phase change material does not change phase.

13. An integrated circuit chip package, comprising:

an integrated circuit die;

a phase change die having a phase change material that measures when thermally induced failure is approaching by changing phases when a temperature at the integrated circuit die exceeds a threshold for a predetermined amount of time;

a second integrated circuit die vertically mounted to the integrated circuit die; and

a second phase change die having a second phase change material that changes phases when a temperature at the second integrated circuit die exceeds a second threshold for a second predetermined amount of time.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 12, 2022
From: OT PATENT ESCROW, LLC
To: VALTRUS INNOVATIONS LIMITED
Reel/Frame 060005/0600 →
PATENT ASSIGNMENT, SECURITY INTEREST, AND LIEN AGREEMENT Recorded Jan 26, 2021
From: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP; HEWLETT PACKARD ENTERPRISE COMPANY
To: OT PATENT ESCROW, LLC
Reel/Frame 055269/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 9, 2015
From: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.
To: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Reel/Frame 037079/0001 →