IP Library Granted Patent US 7,884,891
Granted Patent B2
US 7,884,891 · App. 12/273,630 · Granted Feb 8, 2011

Thin film transistor liquid crystal display

Assignee: Beijing Boe Optoelectronics Technology Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,884,891
App. No.
12/273,630
Granted
Feb 8, 2011
Kind
B2
Abstract

In a thin film transistor liquid crystal display (TFT-LCD), a connection is formed between the gate line and the common electrode line with TFTs. During scanning in one frame, a high voltage signal is applied to the pixels in a next row before the next row is turned on, i.e., a black image is inserted in the normal white mode. When the pixels in one row are in operation and the pixels in the next row are not turned on, a black image data is inserted into the next row. A high voltage is applied before the pixels in a row of the TFT-LCD are turned on, so that a black image is inserted and tailing of motion picture can be alleviated.

Claims (21)

1. A thin film transistor liquid crystal display (TFT-LCD) comprising:

a peripheral common electrode line for providing a constant voltage;

a plurality of pixel common electrode lines for maintaining a constant voltage;

a plurality of gate lines for providing gate signals;

a plurality of data lines for providing data signals, which intersect the gate lines to define a plurality of pixels in rows;

a plurality of pixel electrodes, which are formed in the respective pixels and overlap with the respective pixel common electrode lines to form storage capacitors;

a plurality of first thin film transistors (TFTs), for each of which, a gate and a source is connected with the gate line in the previous row, and a drain is connected with the pixel common electrode line in a same row; and

a plurality of second TFTs, for each of which, a gate is connected with the gate line in the same row, a source is connected with the peripheral common electrode line, and a drain is connected with the pixel common electrode line in the same row.

2. The TFT-LCD according to claim 1 , wherein

for each of the first TFTs, the gate and the source is connected with a first end of the gate line 1 in the previous row, and the drain is connected with a first end of the pixel common electrode line in the same row; and

for each of the second TFTs, the gate is connected with the first end of the gate line in the same row, the source is connected with the peripheral common electrode line, and the drain is connected with the first end of the pixel common electrode line in the same row, and the first end of the lines is near a gate driver.

3. The TFT-LCD according to claim 2 , further comprising:

a plurality of third TFTs, for each of which, a gate is connected with a second end of the gate line in the same row, a source is connected with the peripheral common electrode line, and a drain is connected with a second end of the pixel common electrode line in the same row, and the second end of the lines is away from the gate driver.

4. The TFT-LCD according to claim 3 , further comprising:

a plurality of fourth TFTs, for each of which, a gate and a source are connected with the second end of the gate line in the previous row, and a drain is connected with the second end of the pixel common electrode line in the same row.

5. The TFT-LCD according to claim 2 , further comprising:

a plurality of fourth TFTs, for each of which, a gate and a source are connected with a second end of the gate line in the previous row, and a drain is connected with a second end of the pixel common electrode line in the same row, and the second end of the lines is near the gate driver.

6. The TFT-LCD according to claim 1 , wherein

for each of the first TFTs, the gate and the source is connected with a first end of the gate line in the previous row, and the drain is connected with a first end of the pixel common electrode line in the same row;

for each of the second TFTs, the gate is connected with a second end of the gate line in the same row, the source is connected with the peripheral common electrode line, and the drain is connected with a second end of the pixel common electrode line in the same row; and

the first end of the lines is near a gate driver and the second end of the lines is away from the gate diver.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 22, 2015
From: BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD
To: BOE TECHNOLOGY GROUP CO., LTD.; BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO. LTD
Reel/Frame 036644/0601 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 19, 2008
From: GAO, WENBAO; YIN, XINSHE; XIAO, XIANGCHUN
To: BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.
Reel/Frame 021856/0610 →
Priority Claims (2)
CN 2008 1 0056545 · Jan 21, 2008 · national
CN 2008 1 0056896 · Jan 25, 2008 · national
Continuity (1)
Related Publication 20090185093A1 · Jul 23, 2009