IP Library Granted Patent US 7,871,848
Granted Patent B2
US 7,871,848 · App. 12/277,699 · Granted Jan 18, 2011

Semiconductor power module package without temperature sensor mounted thereon and method of fabricating the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,871,848
App. No.
12/277,699
Granted
Jan 18, 2011
Kind
B2
Abstract

Provided are a semiconductor power module package and a method of fabricating the same. The semiconductor power module package includes a substrate, semiconductor chips arranged on a top surface of the substrate, and a temperature sensor mounted on a top surface of at least one of the semiconductor chips. The semiconductor chips and the temperature sensor are electrically connected to each other through leads. A sealing material covers the top surface of the substrate, the semiconductor chips, and the temperature sensor except for portions of the leads and a bottom surface of the substrate. The temperature sensor may include a thermistor, and the thermistor may include first and second electrode terminals connected to corresponding leads of the leads. A first wiring pattern may be in contact with the first electrode terminal, and a second wiring pattern may be in contact with the second electrode terminal.

Claims (31)

1. A method of fabricating a semiconductor power module package, the method comprising:

obtaining a substrate comprising a ceramic insulation layer, an upper conductive layer disposed on a top surface of the ceramic insulation layer, and a lower conductive layer deposited on a bottom surface of the ceramic insulation layer;

placing at least one semiconductor chip on a top surface of the substrate;

mounting a temperature sensor on a top surface of the at least one semiconductor chip, wherein the temperature sensor comprises a thermistor; and

arranging a plurality of leads to be electrically connected to the temperature sensor,

wherein the mounting of the temperature sensor includes attaching an adhesive sheet to the top surface of the at least one semiconductor chip,

attaching first and second wiring patterns to a top surface of the adhesive sheet, and

coupling the first wiring pattern to a first electrode terminal of the temperature sensor and coupling the second wiring pattern to a second electrode terminal of the temperature sensor, through a soldering process so as to electrically connect the first and second electrode terminals to corresponding leads in the plurality of leads.

2. The method of claim 1 , further comprising:

forming a sealing material to seal the top surface of the substrate, the at least one semiconductor chip, and the temperature sensor except for portions of the plurality of leads and a bottom surface of the substrate.

3. The method of claim 1 , wherein the placing the at least one semiconductor chip comprises thermally pressing the at least one semiconductor chip onto the top surface of the substrate.

4. The method of claim 3 , further comprising forming solder pads on the top surface of the substrate by screen printing prior to the placing the at least one semiconductor chip.

5. A method of fabricating a semiconductor power module package, the method comprising:

obtaining a substrate comprising a ceramic insulation layer, an upper conductive layer disposed on a top surface of the ceramic insulation layer, and a lower conductive layer deposited on a bottom surface of the ceramic insulation layer;

placing at least one semiconductor chip on a top surface of the substrate;

mounting a temperature sensor on a top surface of the at least one semiconductor chip, wherein the temperature sensor comprises a thermistor; and

arranging a plurality of leads to be electrically connected to the temperature sensor, wherein the mounting of the temperature sensor comprises

attaching first and second wiring patterns to a top surface of an adhesive sheet;

coupling the first wiring pattern to a first electrode terminal of the temperature sensor and coupling the second wiring pattern to a second electrode terminal of the temperature sensor, through a soldering process so as to electrically connect the first and second electrode terminals to corresponding leads in the plurality of leads; and

attaching the adhesive sheet to a top surface of the at least one semiconductor chip.

6. A method of fabricating a semiconductor power module package, the method comprising:

obtaining a substrate comprising a ceramic insulation layer, an upper conductive layer disposed on a top surface of the ceramic insulation layer, and a lower conductive layer deposited on a bottom surface of the ceramic insulation layer;

placing at least one semiconductor chip on a top surface of the substrate;

mounting a temperature sensor on a top surface of the at least one semiconductor chip, wherein the temperature sensor comprises a thermistor; and

arranging a plurality of leads to be electrically connected to the temperature sensor, wherein the mounting of the temperature sensor comprises

obtaining first and second wiring patterns, wherein the temperature sensor comprises first and second electrode terminals;

coupling the first wiring pattern to a first electrode terminal of the temperature sensor and coupling the second wiring pattern to a second electrode terminal of the temperature sensor, through a soldering process so as to electrically connect the first and second electrode terminals to corresponding leads in the plurality of leads;

attaching the first wiring pattern, the second wiring pattern, and the temperature sensor to a top surface of an adhesive sheet; and

attaching the adhesive sheet to the top surface of the at least one semiconductor chip.

7. The method of claim 1 , further comprising electrically connecting the at least one semiconductor chip to a lead in the plurality of leads.

8. The method of claim 1 , wherein the upper conductive layer comprises five electrically separated conductive patterns, wherein a separate semiconductor chip is arranged on each electrically separated conductive pattern.

Assignments (4)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 04481, FRAME 0541 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064072/0459 →
PATENT SECURITY AGREEMENT Recorded Nov 17, 2017
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 044481/0541 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 2, 2017
From: FAIRCHILD KOREA SEMICONDUCTOR, LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 044361/0205 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 8, 2010
From: LEE, KEUN-HYUK
To: FAIRCHILD KOREA SEMICONDUCTOR LTD.
Reel/Frame 025123/0702 →