IP Library Granted Patent US 8,411,795
Granted Patent B2
US 8,411,795 · App. 12/284,123 · Granted Apr 2, 2013

High power high linearity digital phase shifter

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,411,795
App. No.
12/284,123
Granted
Apr 2, 2013
Kind
B2
Abstract

A digital phase shifter suitable for high power RF applications is disclosed. A plurality of MEMs switches selectively couple delay lines into the RF signal path providing adjustable phase shift under digital control. 90 degree hybrid combiners on either side of the MEMs switches allow two signal paths to be used in combination to provide a desired number of phase shift steps with a reduced number of delay lines and switches and with lower power level on each path.

Claims (12)

1. A digitally controlled phase shifter, comprising:

an input receiving an RF input signal;

a first 90 degree hybrid coupler receiving the RF input signal and splitting the signal into first and second signals having a 90 degree phase difference;

a first delay path receiving the first signal and providing a first delayed signal, comprising a first single pole multi-throw Micro-Electro-Mechanical switch responsive to a first digital control signal, a second single pole multi-throw Micro-Electro-Mechanical switch responsive to a second digital control signal, and a first plurality of delay lines having differing delays coupled between said first and second single pole multi-throw Micro-Electro-Mechanical switches, wherein said first and second single pole multi-throw Micro-Electro-Mechanical switches select one of said first plurality of delay lines in response to said first and second control signals;

a second delay path receiving the second signal and providing a second delayed signal, comprising a third single pole multi-throw Micro-Electro-Mechanical switch responsive to a third digital control signal, a fourth single pole multi-throw Micro-Electro-Mechanical switch responsive to a fourth digital control signal, and a second plurality of delay lines having differing delays coupled between said third and fourth single pole multi-throw Micro-Electro-Mechanical switches, wherein said third and fourth single pole multi-throw Micro-Electro-Mechanical switches select one of said second plurality of delay lines in response to said first and second control signals;

a second 90 degree hybrid coupler receiving the first and second delayed signals and providing first and second delayed output signals having a 90 degree phase difference;

a combiner receiving the first and second delayed output signals and combining them to provide a phase shifted output signal;

an output receiving the phase shifted output signal; and

a control circuit receiving one or more phase shift control signals and outputting said first, second, third and fourth digital control signals to said first, second, third and fourth single pole multi-throw Micro-Electro-Mechanical switches,

wherein said control circuit comprises input control logic and a Micro-Electro-Mechanical switch driver circuit, wherein said input control logic is coupled to receive said phase control signals and provides digital inputs to said Micro-Electro-Mechanical switch driver circuit.

2. A digitally controlled phase shifter as set out in claim 1 , wherein said first and second single pole multi-throw Micro-Electro-Mechanical switches each comprise a single pole quad throw Micro-Electro-Mechanical switch and wherein said first plurality of delay lines comprise four delay lines with four different delays.

3. A digitally controlled phase shifter as set out in claim 2 , wherein said third and fourth single pole multi-throw Micro-Electro-Mechanical switches each comprise a single pole double throw Micro-Electro-Mechanical switch and wherein said second plurality of delay lines comprise two delay lines with two different delays and wherein said digitally controlled phase shifted output signal is provided in eight discrete steps of different delay.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 12, 2014
From: POWERWAVE TECHNOLOGIES S.A.R.L.
To: INTEL CORPORATION
Reel/Frame 034216/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 28, 2014
From: POWERWAVE TECHNOLOGIES, INC.
To: P-WAVE HOLDINGS, LLC
Reel/Frame 033036/0246 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 21, 2014
From: POWERWAVE TECHNOLOGIES, INC.
To: P-WAVE HOLDINGS, LLC.
Reel/Frame 032982/0414 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 27, 2014
From: P-WAVE HOLDINGS, LLC
To: POWERWAVE TECHNOLOGIES S.A.R.L.
Reel/Frame 032364/0916 →
SECURITY AGREEMENT Recorded Sep 11, 2012
From: POWERWAVE TECHNOLOGIES, INC.
To: P-WAVE HOLDINGS, LLC
Reel/Frame 028939/0381 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 12, 2010
From: FOO, SENGLEE
To: POWERWAVE TECHNOLIES, INC.
Reel/Frame 025318/0418 →