IP Library Patent Application 12286925
Patent Application
App. No. 12/286,925

Post speedup in oprom systems with intervention support

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
12/286,925
Abstract

Techniques related to personal computers and devices sharing similar architectures are disclosed. Particularly shown is a system and method for enabling improved computer initialization speed achieved by methods including causing apparently premature timeouts when fruitlessly waiting for human intervention.

Claims (45)

1 . A method for initializing a computer comprising steps of:

detecting a presence of an option-ROM (Read-Only Memory) having a plurality of instructions encoded in the option-ROM;

passing control to the instructions; and

responsive to a request implemented by a portion of the instructions, causing a premature timeout condition or a premature incipient timeout condition.

2 . The method of claim 1 wherein

the request is a keyboard status inquiry.

3 . The method of claim 2 wherein

the request is an interrupt based keyboard status inquiry.

4 . The method of claim 1 wherein

the request is an interrupt.

5 . The method of claim 1 wherein

the request is an interrupt type 16h, AH=01h based check keyboard status request.

6 . The method of claim 1 wherein

the request is a debug register trap to a timing resource.

7 . The method of claim 1 wherein

the causing is an incrementing or decrementing of a BIOS (Basic Input-Output System) timer variable.

8 . The method of claim 1 wherein

the causing is an advancing of an ACPI (Advanced Configuration and Power Interface specification) variable.

9 . A method for initializing a computer comprising steps of:

recording a first status to indicate a commencement of an execution of a plurality of instructions encoded in an option-ROM;

commencing the execution;

responsive to detecting the first status,

causing a premature timeout condition or a premature incipient timeout condition; and

responsive to detecting an execution of an exit instruction comprised within the plurality of instructions encoded in the option-ROM,

changing the first status into a second status to indicate an end to the execution of the plurality of instructions encoded in the option-ROM.

10 . A computer-readable medium having computer instructions encoded thereon, the instructions when executed by at least one computer cause said at least one computer to become initialized by steps comprising the acts of:

detecting a presence of an option-ROM (Read-Only Memory) having a plurality of instructions encoded in the option-ROM;

passing control to the instructions; and

responsive to a request implemented by at least some of the instructions, causing a premature timeout condition or a premature incipient timeout condition.

11 . A method comprising:

an act of modulating a signal onto an electromagnetic carrier wave impressed into a tangible medium, or demodulating the signal from the electro-magnetic carrier wave, the signal having computer instructions encoded therein, the instructions when executed by at least one computer causing said at least one computer to

become initialized by steps comprising the acts of:

detecting a presence of an option-ROM (Read-Only Memory) having a plurality of instructions encoded in the option-ROM;

passing control to the instructions; and

responsive to a request implemented by at least some of the instructions, causing a premature timeout condition or a premature incipient timeout condition.

12 . A method for initializing a computer comprising

means for detecting a keyboard status inquiry; and

BIOS-based means for causing a premature timeout condition or a premature incipient timeout-condition responsive to the detecting.

13 . An electronic device comprising:

at least one controller or CPU (central processor unit); and

a non-volatile memory having computer instructions encoded therein, the instructions when executed by the controller or CPU cause said controller or CPU to

become initialized by steps comprising the acts of:

detecting a presence of an option-ROM (Read-Only Memory) having a plurality of instructions encoded in the option-ROM;

passing control to the instructions; and

responsive to a request implemented by at least some of the instructions, causing a premature timeout condition or a premature incipient timeout condition.

Assignments (6)
LIEN AND SECURITY INTEREST Recorded Jan 13, 2017
From: KINGLITE HOLDINGS INC.
To: AMERICAN MEGATRENDS, INC.
Reel/Frame 041366/0255 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 21, 2012
From: PHOENIX TECHNOLOGIES LTD.
To: KINGLITE HOLDINGS INC.
Reel/Frame 029339/0716 →
RELEASE OF SECURITY INTEREST Recorded Nov 15, 2012
From: MEP PLP, LLC
To: PHOENIX TECHNOLOGIES LTD.
Reel/Frame 029307/0590 →
SECURITY AGREEMENT Recorded Nov 13, 2012
From: HIGHBRIDGE PRINCIPAL STRATEGIES, LLC
To: MEP PLP, LLC
Reel/Frame 029291/0354 →
GRANT OF SECURITY INTEREST - PATENTS Recorded Nov 24, 2010
From: PHOENIX TECHNOLOGIES LTD.
To: HIGHBRIDGE PRINCIPAL STRATEGIES, LLC, AS COLLATERAL AGENT
Reel/Frame 025406/0604 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 2, 2008
From: BRAMLEY JR, RICHARD A.
To: PHOENIX TECHNOLOGIES LTD.
Reel/Frame 021704/0854 →