IP Library Granted Patent US 8,058,636
Granted Patent B2
US 8,058,636 · App. 12/302,468 · Granted Nov 15, 2011

Variable resistance nonvolatile memory apparatus

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,058,636
App. No.
12/302,468
Granted
Nov 15, 2011
Kind
B2
Abstract

A nonvolatile memory apparatus includes a first electrode ( 111 ), a second electrode ( 112 ), a variable resistance layer ( 113 ) which is disposed between the electrodes, a resistance value of the variable resistance layer reversibly varying between a plurality of resistance states based on an electric signal applied between the electrodes, a first terminal ( 103 ) connected to the first electrode, and a second terminal ( 104 ) connected to the second terminal. The variable resistance layer comprises at least a tantalum oxide, and is configured to satisfy 0<x<2.5 when the tantalum oxide is represented by TaOx; and wherein when a resistance value between the electrodes in a state where the variable resistance layer is in the low-resistance state is RL, a resistance value between the electrodes in a state where the variable resistance layer is in the high-resistance state is RH, and a resistance value of a portion other than the variable resistance layer in a current path connecting the first terminal to the second terminal via the first electrode, the variable resistance layer and the second electrode, is R 0 , R 0 satisfies RL<R 0.

Claims (15)

1. A nonvolatile memory apparatus comprising:

a first electrode;

a second electrode;

a variable resistance layer which is disposed between the first electrode and the second electrode, a resistance value of the variable resistance layer reversibly varying between a plurality of resistance states based on an electric signal applied between the first electrode and the second electrode, the plurality of resistance states including a low-resistance state and a high-resistance state whose resistance value is higher than a resistance value of the low-resistance state;

a first terminal connected to the first electrode; and

a second terminal connected to the second electrode; wherein

the variable resistance layer comprises at least a tantalum oxide, and is configured to satisfy 0<x<2.5 when the tantalum oxide is represented by TaOx; and wherein

when a resistance value between the first electrode and the second electrode in a state where the variable resistance layer is in the low-resistance state is RL, a resistance value between the first electrode and the second electrode in a state where the variable resistance layer is in the high-resistance state is RH, and a resistance value of a portion other than the variable resistance layer in a current path connecting the first terminal to the second terminal via the first electrode, the variable resistance layer and the second electrode, is R 0 ,

R 0 satisfies RL<R 0 .

2. The nonvolatile memory apparatus according to claim 1 , wherein

the variable resistance layer comprises at least a tantalum oxide, and is configured to satisfy 0<x≦1.9 when the tantalum oxide is represented by TaOx.

3. The nonvolatile memory apparatus according to claim 1 , wherein the variable resistance layer comprises at least a tantalum oxide, and is configured to satisfy 0.5≦x≦1.9 when the tantalum oxide is represented by TaOx.

4. The nonvolatile memory apparatus according to claim 1 , wherein the variable resistance layer comprises at least a tantalum oxide, and is configured to satisfy 0.8≦x≦1.9 when the tantalum oxide is represented by TaOx.

5. The nonvolatile memory apparatus according to claim 1 , wherein a resistor is provided in series with the variable resistance layer in the current path;

and wherein when a resistance value of the resistor is R 0 , R 0 satisfies RL<R 0 .

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 27, 2020
From: PANASONIC CORPORATION
To: PANASONIC SEMICONDUCTOR SOLUTIONS CO., LTD.
Reel/Frame 052755/0917 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 7, 2009
From: OSANO, KOICHI; FUJII, SATORU; MURAOKA, SHUNSAKU
To: PANASONIC CORPORATION
Reel/Frame 022070/0899 →