IP Library Granted Patent US 8,106,382
Granted Patent B2
US 8,106,382 · App. 12/305,824 · Granted Jan 31, 2012

Field effect transistor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,106,382
App. No.
12/305,824
Granted
Jan 31, 2012
Kind
B2
Abstract

A source electrode 105 which is connected to a portion of at least one semiconductor nanostructure 103 among a plurality of semiconductor nanostructures, a drain electrode 106 connected to another portion of the semiconductor nanostructure 103 , and a gate electrode 102 capable of controlling electrical conduction of the semiconductor nanostructure 103 are included. The semiconductor nanostructures 103 include a low concentration region 108 having a relatively low doping concentration and a pair of high concentration regions 107 having a higher doping concentration than that of the low concentration region 108 and being connected to both ends of the low concentration region 108 . The doping concentration of the high concentration regions 107 is 1×10 19 cm −3 or more; the length of the low concentration region 108 is shorter than a length of the gate electrode 102 along a direction from the source electrode 105 to the drain electrode 106 ; and the length of the gate electrode 102 is shorter than the interspace between the source electrode 105 and the drain electrode 106.

Claims (65)

1. A field-effect transistor comprising:

a substrate;

a plurality of semiconductor nanostructures supported by the substrate;

a source electrode connected to a portion of at least one semiconductor nanostructure among the plurality of semiconductor nanostructures;

a drain electrode connected to another portion of the at least one semiconductor nanostructure;

an insulating film adjoining the at least one semiconductor nanostructure and functioning as a gate insulating film; and

a gate electrode being capable of controlling electrical conduction of the at least one semiconductor nanostructure via the insulating film, wherein,

each of the plurality of semiconductor nanostructures includes a low concentration region having a relatively low doping concentration and a pair of high concentration regions having a higher doping concentration than that of the low concentration region and being connected to both ends of the low concentration region;

the doping concentration of the high concentration region is 1×10 19 cm −3 or more; and

a length of the low concentration region is shorter than a length of the gate electrode along a direction from the source electrode to the drain electrode, and the length of the gate electrode is shorter than an interspace between the source electrode and the drain electrode,

wherein the length of the semiconductor nanostructures is longer than an interspace between the source electrode and the drain electrode.

2. The field-effect transistor of claim 1 , wherein, one of the pair of high concentration regions of the at least one semiconductor nanostructure is connected to the source electrode; the other of the pair of high concentration regions is connected to the drain electrode; and at least a portion of the low concentration region has an overlap with the gate electrode.

3. The field-effect transistor of claim 1 , wherein, one of the pair of high concentration regions of the at least one semiconductor nanostructure is connected to the source electrode; the other of the pair of high concentration regions is connected to the drain electrode;

and the entire low concentration region has an overlap with the gate electrode.

4. The field-effect transistor of claim 1 , wherein the following relational expression is satisfied:

( L gate −L channel )>( L wire −L SD ), where:

L wire is a length of the semiconductor nanostructure;

L channel is the length of the low concentration region;

L gate is the length of the gate electrode; and

L SD is the interspace between the source electrode and the drain electrode.

5. The field-effect transistor of claim 1 , wherein the following relational expression is satisfied:

( L gate +L channel )>( L wire −L SD ), where:

L wire is a length of the semiconductor nanostructure;

L channel is the length of the low concentration region;

L gate is the length of the gate electrode; and

L SD is the interspace between the source electrode and the drain electrode.

6. The field-effect transistor of claim 1 , wherein the doping concentration of the high concentration region is in a range from 1×10 19 to 1×10 22 cm −3 ; and

the doping concentration of the low concentration region is 10% or less of the doping concentration of the high concentration region.

7. The field-effect transistor of claim 6 , wherein the doping concentration of the low concentration region is in a range from 1×10 15 to 1×10 19 cm −3 .

8. The field-effect transistor of claim 1 , wherein the plurality of semiconductor nanostructures include at least one semiconductor nanostructure which has no overlap with one of the source electrode and the drain electrode.

9. The field-effect transistor of claim 8 , wherein the low concentration region of the at least one semiconductor nanostructure which has no overlap with one of the source electrode and the drain electrode has no overlap with the gate electrode.

10. The field-effect transistor of claim 1 , wherein the semiconductor nanostructure is a semiconductor nanowire.

11. The field-effect transistor of claim 1 , wherein the semiconductor nanostructure is a semiconductor nanowire which is fabricated by vapor-liquid-solid growth (VLS growth).

12. The field-effect transistor of claim 1 , wherein the semiconductor nanostructure is a silicon nanowire which is fabricated by vapor-liquid-solid growth (VLS growth).

13. The field-effect transistor of claim 1 , wherein the substrate is made of an organic material.

14. The field-effect transistor of claim 1 , wherein the source electrode and the drain electrode overlap with the plurality of semiconductor nanostructures.

15. The field-effect transistor of claim 1 , wherein the semiconductor nanostructures are nanowires, and the semiconductor nanostructures are arranged in a different direction from the direction from the source electrode toward the drain electrode.

16. A field-effect transistor comprising:

a substrate;

a plurality of semiconductor nanostructures supported by the substrate;

a source electrode connected to a portion of at least one semiconductor nanostructure among the plurality of semiconductor nanostructures;

a drain electrode connected to another portion of the at least one semiconductor nanostructure;

an insulating film adjoining the at least one semiconductor nanostructure and functioning as a gate insulating film; and

a gate electrode being capable of controlling electrical conduction of the at least one semiconductor nanostructure via the insulating film, wherein,

each of the plurality of semiconductor nanostructures includes a low concentration region having a relatively low doping concentration and a pair of high concentration regions having a higher doping concentration than that of the low concentration region and being connected to both ends of the low concentration region;

the doping concentration of the high concentration region is 1×10 19 cm −3 or more; and

a length of the low concentration region is shorter than a length of the gate electrode along a direction from the source electrode to the drain electrode, and the length of the gate electrode is shorter than an interspace between the source electrode and the drain electrode,

wherein at least one of the plurality of semiconductor nanostructures are connected to the source electrode and the drain electrode,

in at least one of the plurality of semiconductor nanostructures, the low concentration region has an overlap with the gate electrode,

and at least one of the plurality of semiconductor nanostructures have no connection with the source electrode or the drain electrode.

17. The field-effect transistor of claim 16 , wherein, one of the pair of high concentration regions of the at least one semiconductor nanostructure is connected to the source electrode; the other of the pair of high concentration regions is connected to the drain electrode; and at least a portion of the low concentration region has an overlap with the gate electrode.

18. The field-effect transistor of claim 16 , wherein, one of the pair of high concentration regions of the at least one semiconductor nanostructure is connected to the source electrode; the other of the pair of high concentration regions is connected to the drain electrode;

and the entire low concentration region has an overlap with the gate electrode.

19. The field-effect transistor of claim 16 , wherein the following relational expression is satisfied:

( L gate −L channel )>( L wire −L SD ), where:

L wire is a length of the semiconductor nanostructure;

L channel is the length of the low concentration region;

L gate is the length of the gate electrode; and

L SD is the interspace between the source electrode and the drain electrode.

20. The field-effect transistor of claim 16 , wherein the following relational expression is satisfied:

( L gate +L channel )>( L wire −L SD ), where:

L wire is a length of the semiconductor nanostructure;

L channel is the length of the low concentration region;

L gate is the length of the gate electrode; and

L SD is the interspace between the source electrode and the drain electrode.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2025
From: JDI DESIGN AND DEVELOPMENT G.K.
To: MAGNOLIA BLUE CORPORATION
Reel/Frame 072039/0656 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2024
From: JOLED, INC.
To: JDI DESIGN AND DEVELOPMENT G.K.
Reel/Frame 066382/0619 →
CORRECTION BY AFFIDAVIT FILED AGAINST REEL/FRAME 063396/0671 Recorded Jun 12, 2023
From: JOLED, INC.
To: JOLED, INC.
Reel/Frame 064067/0723 →
SECURITY INTEREST Recorded Apr 20, 2023
From: JOLED, INC.
To: INCJ, LTD.
Reel/Frame 063396/0671 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 12, 2015
From: PANASONIC CORPORATION
To: JOLED INC
Reel/Frame 035187/0483 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 12, 2009
From: SAITOH, TOHRU; KAWASHIMA, TAKAHIRO
To: PANASONIC CORPORATION
Reel/Frame 022247/0512 →