IP Library Granted Patent US 8,531,370
Granted Patent B2
US 8,531,370 · App. 12/313,478 · Granted Sep 10, 2013

Liquid crystal display device with pixel structure of multiple thin film transistors and operating method thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,531,370
App. No.
12/313,478
Granted
Sep 10, 2013
Kind
B2
Abstract

A liquid crystal display (LCD) device and method for operating the device including, during a first time period, applying data from a data line to a capacitor included in a pixel and applying additional data from the data line to a capacitor included in an additional pixel. During a second time period, which follows the first time period, simultaneously applying the data to a liquid crystal capacitor included in the pixel and applying the additional data to a liquid crystal capacitor included in the additional pixel.

Claims (33)

1. A method for operating a liquid crystal display (LCD) device comprising:

during a first time period, applying first data from a data line to a first capacitor included in a pixel and applying additional data from the data line to an additional first capacitor included in an additional pixel;

during a second time period, which follows the first time period, simultaneously applying the first data to a liquid crystal (LC) capacitor included in the pixel and the additional data to an additional LC capacitor included in the additional pixel;

during a third time period, applying a first reset voltage to the LC capacitor to reset preexisting data stored in the LC capacitor; and

during a fourth time period, applying a second reset voltage to the additional LC capacitor to reset additional preexisting data stored in the additional LC capacitor;

wherein the second time period is a data blanking period, and the third time period and the fourth time period are non-overlapping with each other, the voltage polarity of the first reset voltage is opposite to the voltage polarity of the second reset voltage, and the first reset voltage is applied to one of odd numbered rows or even numbered rows and the second reset voltage is applied to the other of odd numbered rows or even numbered rows in a frame.

2. The method of claim 1 , further comprising applying the first data to the first capacitor before applying the additional data to the additional first capacitor.

3. The method of claim 1 , wherein: the first data is applied to the first capacitor based on enabling a switch included in the pixel; and

the first data is applied to the LC capacitor based on enabling an additional switch included in the pixel.

4. The method of claim 3 , wherein:

the first reset voltage is applied from the data line to the LC capacitor via another switch included in the pixel in the third time period; and

the second reset voltage is applied from the data line to the additional LC capacitor via a switch included in the additional pixel in the fourth time period;

wherein the third time period and the fourth time period precede the second time period.

5. The method of claim 3 , further comprising applying a bias voltage to the pixel during the first time period.

6. The method of claim 1 , further comprising:

illuminating the pixel with a back light unit of a first color during the first time period; and

illuminating the pixel with a back light unit of a second color during the second time period.

7. A liquid crystal display (LCD) device comprising:

a first pixel including a first capacitor, a first liquid crystal (LC) capacitor, a first switch, a second switch, and a third switch;

a second pixel including a second capacitor, a second LC capacitor, a fourth switch, a fifth switch, and a sixth switch; and

a data line coupled to the first pixel and the second pixel;

wherein, during a first time period, the data line is to apply (a) data to the first capacitor via the first switch and (b) additional data to the second capacitor via the fourth switch; during a second time period, the data is to be applied to the first LC capacitor via the second switch while the additional data is to be applied to the second LC capacitor via the fifth switch; during a third time period, a first reset voltage is applied to the first LC capacitor via the third switch for resetting preexisting data stored in the first LC capacitor; and during a fourth time period, which is non-overlapping with the third time period, a second reset voltage is applied to the second LC capacitor via the sixth switch for resetting additional preexisting data stored in the second LC capacitor, and the voltage polarity of the first reset voltage is opposite to the voltage polarity of the second reset voltage, and the first reset voltage is applied to one of odd numbered rows or even numbered rows and the second reset voltage is applied to the other of odd numbered rows or even numbered rows in a frame.

8. The device of claim 7 , wherein:

the third switch is coupled to the data line to apply the first reset voltage to the first LC capacitor during the third time period and the sixth switch is coupled to the data line to apply the second reset voltage to the second LC capacitor during the fourth time period, the third and fourth time periods to precede the second time period.

9. A liquid crystal display (LCD) device comprising:

a data line to sequentially apply, during a first time period, data to a capacitor included in a pixel and additional data to an additional capacitor included in an additional pixel; and

a liquid crystal (LC) capacitor included in the pixel to receive the data and an additional LC capacitor included in the additional pixel to receive the additional data during a second time period;

wherein preexisting data stored in the LC capacitor is to be cleared based on applying a first reset voltage to the LC capacitor during a third time period while additional preexisting data stored in the additional LC capacitor is to be cleared based on applying a second reset voltage to the additional LC capacitor during a fourth time period, and the third and fourth time periods, which are non-overlapping with each other, precede the second time period, and the voltage polarity of the first reset voltage is opposite to the voltage polarity of the second reset voltage and the first reset voltage is applied to one of odd numbered rows or even numbered rows and the second reset voltage is applied to the other of odd numbered rows or even numbered rows in a frame.

10. The device of claim 9 , wherein:

the data line is to apply the data to the capacitor based on a switch included in the pixel being enabled; and

the LC capacitor is to receive the data based on an additional switch included in the pixel being enabled.

11. The device of claim 10 , wherein when preexisting data stored in the LC capacitor is to be cleared, another switch included in the first pixel is enabled, and when additional preexisting data stored in the additional LC capacitor is to be cleared, a switch included in the additional pixel is enabled.

12. The device of claim 10 , wherein the first reset voltage is applied from the data line to the LC capacitor via another switch included in the pixel.

Assignments (3)
CHANGE OF NAME Recorded Apr 13, 2014
From: CHIMEI INNOLUX CORPORATION
To: INNOLUX CORPORATION
Reel/Frame 032672/0813 →
MERGER Recorded May 12, 2010
From: CHI MEI OPTOELECTRONICS CORP.
To: CHIMEI INNOLUX CORPORATION
Reel/Frame 024369/0268 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 19, 2008
From: CHEN, YU YEH; LIN, FENG SHENG; HSIEH, MING FENG
To: CHI MEI OPTOELECTRONICS CORP.
Reel/Frame 021917/0254 →