IP Library Granted Patent US 7,812,663
Granted Patent B2
US 7,812,663 · App. 12/325,256 · Granted Oct 12, 2010

Bandgap voltage reference circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,812,663
App. No.
12/325,256
Granted
Oct 12, 2010
Kind
B2
Abstract

A bandgap voltage reference circuit includes an operational amplifier, a first transistor, a second transistor, a third transistor, a first resistor, a second resistor, a first diode, a second diode, and a divider. The first transistor, the second transistor, and the third transistor form current mirrors. The reference current of the current mirrors is generated according to the first diode, the second diode, and the first resistor. The reference voltage of the voltage reference circuit is output from the first end of the second resistor. The divider is coupled to the second end of the second resistor so that the reference voltage of the voltage reference circuit can be reduced.

Claims (30)

1. A bandgap voltage reference circuit, comprising:

a first operational amplifier;

a first transistor, a gate of the first transistor being coupled to an output end of the first operational amplifier, a source of the first transistor being coupled to a power supply, and a drain of the first transistor being coupled to a positive input end of the first operational amplifier;

a second transistor, a gate of the second transistor being coupled to the output end of the first operational amplifier, a source of the second transistor being coupled to the power supply, and a drain of the second transistor being coupled to a negative input end of the first operational amplifier;

a third transistor, a gate of the third transistor being coupled to the output end of the first operational amplifier, and a source of the third transistor being coupled to the power supply;

a first resistor, a first end of the first resistor being coupled to the positive input end of the first operational amplifier;

a second resistor, a first end of the second resistor being coupled to a drain of the third transistor;

a first diode, a first end of the first diode being coupled to a second end of the first resistor, and a second end of the first diode being coupled to a ground;

a second diode, a first end of the second diode being coupled to the negative input end of the first operational amplifier, and a second end of the second diode being coupled to the ground; and

a divider, comprising:

a second operational amplifier, a positive input end of the second operational amplifier being coupled to the negative input end of the first operational amplifier, a negative input end of the second operational amplifier being coupled to an output end of the second operational amplifier, and the output end of the second operational amplifier being coupled to the second end of the second resistor; and

a third resistor, a first end of the third resistor being coupled to the first end of the second resistor, and a second end of the third resistor being coupled to the ground.

2. The voltage reference circuit of claim 1 , wherein the first transistor, the second transistor, and the third transistor are P-type MOS transistors.

3. The voltage reference circuit of claim 1 , wherein the first diode and the second diode are formed with a PNP bipolar junction transistor (BJT) respectively, a collector of the BJT being coupled to a base of the BJT.

4. The voltage reference circuit of claim 1 , wherein the drain current of the second transistor is equal to the drain current of the third transistor.

5. The voltage reference circuit of claim 1 , wherein the first end of the second resistor outputs a reference voltage.

6. A bandgap voltage reference circuit, comprising:

a first operational amplifier;

a first MOS transistor, a gate of the first MOS transistor being coupled to an output end of the first operational amplifier, a source of the first MOS transistor being coupled to a power supply, and a drain of the first MOS transistor being coupled to a positive input end of the first operational amplifier;

a second MOS transistor, a gate of the second MOS transistor being coupled to the output end of the first operational amplifier, a source of the second MOS transistor being coupled to the power supply, and a drain of the second MOS transistor being coupled to a negative input end op the first operational amplifier;

a third MOS transistor, a gate of the third MOS transistor being coupled to the output end of the first operational amplifier, and a source of the third MOS transistor being coupled to the power supply;

a first resistor, a first end of the first resistor being coupled to the positive input end of the first operational amplifier;

a second resistor, a first end of the second resistor being coupled to a drain of the third MOS transistor;

a first bipolar junction transistor (BJT), a collector the first BJT being coupled to the second end of the first resistor, an emitter of the first BJT being coupled to a ground, and a base of the first BJT being coupled to the emitter of the first BJT;

a second BJT, a collector of the second BJT being coupled to the negative input end of the first operational amplifier, an emitter of the second BJT being coupled to the ground, and a base of the second BJT being coupled to the emitter of the second BJT;

a second operational amplifier, a positive input end of the second operational amplifier being coupled to the negative input end of the first operational amplifier, a negative input end of the second operational amplifier being coupled to an output end of the second operational amplifier, and the output end of the second operational amplifier being coupled to a second end of the second resistor; and

a third resistor, a first end of the third resistor being coupled to the first end of the second resistor, and a second end of the third resistor being coupled to the ground.

7. The voltage reference circuit of claim 6 , wherein the drain current of the second MOS transistor and the drain current of the third MOS transistor are equal to the drain current of the first MOS transistor.

8. The voltage reference circuit of claim 6 , wherein the first end of the second resistor outputs a reference voltage.

9. The voltage reference circuit of claim 8 , wherein when the resistance of the second resistor is equal to the third resistor, the reference voltage is about 0.6V.

Assignments (2)
MERGER (RESUBMISSION OF THE MISSING MERGER DOCUMENTS FOR RESPONSE TO DOC ID:502887510) EFFECTIVE DATE:04/01/2014. WE ATTACHED THE MERGER DOCUMENTS ON JULY 11,2014. PLEASE REVIEW THE FILES AND REVISE THE DATE OF RECORDATION AS JULY 11, 2014. Recorded Jul 11, 2014
From: RALINK TECHNOLOGY CORP.
To: MEDIATEK INC.
Reel/Frame 033471/0181 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 30, 2008
From: LEE, TZUEN-HWAN; LIN, CHING-CHUAN
To: RALINK TECHNOLOGY, CORP.
Reel/Frame 021900/0980 →