IP Library Granted Patent US 8,104,950
Granted Patent B2
US 8,104,950 · App. 12/330,360 · Granted Jan 31, 2012

Avoiding air flow penetration in temperature measurement

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,104,950
App. No.
12/330,360
Granted
Jan 31, 2012
Kind
B2
Abstract

In one example embodiment, a board for measuring device temperatures comprises a base and one or more fingers extending from the base. The base and the one or more fingers comprise a flexible material. One or more first temperature sensors are disposed on the one or more fingers. One or more second temperature sensors are disposed on the base. Each of the first and second temperature sensors comprises a partially thermally isolated temperature sensor.

Claims (44)

1. A board for measuring device temperatures, comprising:

a base;

one or more fingers extending from the base, the base and the one or more fingers comprising a flexible material;

one or more first temperature sensors disposed on the one or more fingers; and

one or more second temperature sensors disposed on the base, the first and second temperature sensors comprising partially thermally isolated temperature sensors.

2. The board of claim 1 , further comprising a connector area electrically coupled to each of the first and second temperature sensors and configured to communicate electrical signals to and from the board.

3. The board of claim 2 , wherein the electrical signals comprise one or more of: supply current for the first and second temperature sensors or temperature data from the first and second temperature sensors.

4. The board of claim 1 , wherein each of the first and second temperature sensors comprises:

a lower pad disposed on a first side of the board;

an upper pad disposed on a second side of the board that is opposite the first side;

one or more vias formed in the board and thermally coupling the lower pad to the upper pad, wherein each of the lower pad, the upper pad, and the one or more vias have a high coefficient of thermal conductivity;

a resistor thermally coupled to the upper pad, wherein the resistance of the resistor varies predictably with the temperature of the resistor; and

a thermal shield cooperating with the board and lower pad to enclose and partially thermally isolate the resistor from heat exchange except through the lower pad, one or more vias, and upper pad.

5. The board of claim 4 , wherein each of the lower pad, the upper pad, and the one or more vias comprise copper.

6. The board of claim 4 , wherein the lower pad is approximately 1 mil thick and a lower surface of the lower pad is approximately 157 mils by 157 mils square.

7. The board of claim 4 , wherein the resistor comprises a platinum resistor.

8. The board of claim 4 , wherein the thermal shield comprises thermal adhesive having a low coefficient of thermal conductivity.

9. A system for calibrating a plurality of devices, the system comprising:

a test box, the test box including:

a cover;

a first opening for receiving temperature-regulated air;

a second opening for discharging the temperature-regulated air; and

one or more test slots for receiving one or more devices; and

a board coupled to the cover, the board comprising one or more fingers and a plurality of partially thermally isolated temperature sensors, the plurality of partially thermally isolated temperature sensors exceeding in quantity the one or more fingers;

wherein when the cover is closed and one or more devices are received in the one or more test slots, one or more of the plurality of partially thermally isolated temperature sensors are thermally coupled to the one or more devices.

10. The system of claim 9 , further comprising a Bit Error Rate Tester communicatively coupled to the board through a connector area of the board and configured to measure a bit error rate of each of the one or more devices.

11. The system of claim 9 , further comprising a master system coupled to the box at the first opening and second opening, the master system configured to regulate the temperature of the temperature-regulated air.

12. The system of claim 9 , wherein the cover comprises a top plate and the board is coupled to the cover at an angle relative to the top plate.

13. The system of claim 12 , wherein the board is configured to resiliently deform against the one or more devices when the cover is closed and exert a force on the one or more devices through the one or more of the plurality of partially thermally isolated temperature sensors to maximize thermal conductivity between the one or more devices and the one or more of the plurality of partially thermally isolated temperature sensors.

14. The system of claim 9 , wherein the board further comprises a base and the plurality of partially thermally isolated temperature sensors comprise a first set of temperature sensors disposed on the one or more fingers and a second set of temperature sensors disposed on the base, each of the first set of sensors configured to be thermally coupled to and to measure the temperature of a corresponding one of the one or more devices and each of the second set of sensors configured to measure the temperature of the temperature-regulated air.

15. The system of claim 14 , wherein each of the first set of sensors is configured to be thermally coupled to a corresponding one of the one or more devices in an area of each device that is proximate a heat-generating source of the device.

16. The system of claim 15 , wherein the heat-generating source comprises an optical transmitter.

17. The system of claim 9 , wherein the box comprises an inner test box, the system further comprising an outer box, the inner test box being disposed within the outer box to substantially prevent condensation from forming on the inner test box during operation.

18. A method for calibrating one or more internal temperature sensors of one or more devices, the method comprising:

cycling temperature-regulated air through a test box, master measurements of the temperature of the temperature-regulated air being periodically obtained by a master sensor;

calibrating a plurality of partially thermally isolated temperature sensors included on a board in the test box;

placing one or more devices within the test box, each device having one or more internal temperature sensors;

operating the one or more device within the test box;

measuring operating temperatures of the one or more devices using at least one of the plurality of partially thermally isolated temperature sensors; and

providing the operating temperature measurements to the one or more devices, wherein each of the one or more devices compares operating temperature measurements corresponding to the device to operating temperature measurements obtained by the device's one or more internal temperature sensors and records any variance in the memory of the device.

19. The method of claim 18 , further comprising, training each of the one or more devices to adjust its own operating parameters at various operating temperatures.

20. The method of claim 18 , wherein calibrating a plurality of partially thermally isolated temperature sensors comprises:

comparing each master measurement to a corresponding measurement obtained by each of the plurality of partially thermally isolated temperature sensors; and

recording any variance between each master measurement and the corresponding measurement obtained by each of the plurality of partially thermally isolated temperature sensors in a memory associated with the board.

Assignments (5)
PATENT RELEASE AND REASSIGNMENT Recorded Jul 5, 2022
From: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT
To: II-VI INCORPORATED; MARLOW INDUSTRIES, INC.; EPIWORKS, INC.; LIGHTSMYTH TECHNOLOGIES, INC.; KAILIGHT PHOTONICS, INC.; COADNA PHOTONICS, INC.; OPTIUM CORPORATION; FINISAR CORPORATION; II-VI OPTICAL SYSTEMS, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; II-VI DELAWARE, INC.; II-VI OPTOELECTRONIC DEVICES, INC.; PHOTOP TECHNOLOGIES, INC.
Reel/Frame 060574/0001 →
SECURITY INTEREST Recorded Jul 1, 2022
From: II-VI INCORPORATED; II-VI DELAWARE, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; PHOTOP TECHNOLOGIES, INC.; COHERENT, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 060562/0254 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 1, 2020
From: FINISAR CORPORATION
To: II-VI DELAWARE, INC.
Reel/Frame 052286/0001 →
NOTICE OF GRANT OF SECURITY INTEREST IN PATENTS Recorded Sep 25, 2019
From: II-VI INCORPORATED; MARLOW INDUSTRIES, INC.; EPIWORKS, INC.; LIGHTSMYTH TECHNOLOGIES, INC.; KAILIGHT PHOTONICS, INC.; COADNA PHOTONICS, INC.; OPTIUM CORPORATION; FINISAR CORPORATION; II-VI OPTICAL SYSTEMS, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; II-VI DELAWARE, INC.; II-VI OPTOELECTRONIC DEVICES, INC.; PHOTOP TECHNOLOGIES, INC.
To: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 050484/0204 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 23, 2008
From: FISHMAN, ALEX; SCRANTON, PETER A.; SUNDARAM, RAMESH
To: FINISAR CORPORATION
Reel/Frame 022023/0081 →