IP Library Granted Patent US 8,058,174
Granted Patent B2
US 8,058,174 · App. 12/335,334 · Granted Nov 15, 2011

Method for treating semiconductor processing components and components formed thereby

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,058,174
App. No.
12/335,334
Granted
Nov 15, 2011
Kind
B2
Abstract

A semiconductor processing component has an outer surface portion comprised of silicon carbide, the outer surface portion having a skin impurity level and a bulk impurity level. The skin impurity level is average impurity level from 0 nm to 100 nm of depth into the outer surface portion, the bulk impurity level is measured at a depth of at least 3 microns into the outer surface portion, and the skin impurity level is not greater than 80% of the bulk impurity level.

Claims (10)

1. A method of denuding a semiconductor processing component comprising:

providing a semiconductor processing component having an outer surface portion formed by chemical vapor deposition of SiC;

removing a target portion of the outer surface portion, the outer surface portion having a skin impurity level and a bulk impurity level, wherein the skin impurity level is an average impurity level from 0 nm to 100 nm of depth into the outer surface portion, the bulk impurity level is measured at a depth of not less than 3.0 microns into the outer surface portion; and heat treating the component to diffuse impurities from a surface of the outer surface portion, whereby the skin impurity level is not greater than 80% of the bulk impurity level.

2. The method of claim 1 , further comprising forming a getter layer overlying the outer surface portion such impurities are driven into the getter layer during heat treating.

3. The method of claim 2 , wherein the getter layer has an impurity diffusion coefficient at least 102 times greater than an impurity diffusion coefficient of the outer surface portion.

4. The method of claim 2 , wherein the getter layer comprises silicon oxide formed by oxidation of the outer surface portion, or comprises polycrystalline silicon formed by deposition.

5. The method of claim 1 , wherein heat treatment is carried out at a temperature not less than 1150° C. for a period of not less than 5 hours.

6. The method of claim 1 , wherein heat treatment is carried out in the presence of a halide gas.

7. The method of claim 1 , wherein the skin impurity level is not greater than 70% of the bulk impurity level.

8. The method of claim 1 , wherein the skin impurity level is not greater than 100 ppb atoms Fe.

Assignments (7)
TERMINATION AND RELEASE OF CONFIRMATORY GRANT OF SECURITY INTEREST IN PATENTS Recorded Oct 29, 2025
From: JPMORGAN CHASE BANK, N.A.
To: COORSTEK, INC.
Reel/Frame 073414/0270 →
SECURITY INTEREST Recorded Oct 28, 2025
From: COORSTEK, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 072705/0315 →
NOTICE OF RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 050237, FRAME 0557 Recorded Oct 13, 2025
From: WELLS FARGO BANK, NATIONAL ASSOCIATION
To: COORSTEK, INC.
Reel/Frame 073063/0104 →
SECURITY INTEREST Recorded Nov 23, 2022
From: COORSTEK, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 061860/0208 →
SECURITY INTEREST Recorded Aug 29, 2019
From: COORSTEK, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 050237/0557 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 9, 2011
From: SAINT-GOBAIN CERAMICS & PLASTICS, INC.
To: COORSTEK, INC.
Reel/Frame 026246/0745 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 2, 2009
From: NARENDAR, YESHWANTH; BUCKLEY, RICHARD F.
To: SAINT-GOBAIN CERAMICS & PLASTICS, INC.
Reel/Frame 022333/0662 →