IP Library Granted Patent US 7,737,782
Granted Patent B1
US 7,737,782 · App. 12/355,264 · Granted Jun 15, 2010

Operational amplifier circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,737,782
App. No.
12/355,264
Granted
Jun 15, 2010
Kind
B1
Abstract

Provided is a CMOS operational amplifier circuit that can operate with low noise, with low current consumption, and with stability. A cascode bias voltage of a folded cascode circuit in the CMOS operational amplifier circuit is modulated by a current at an input differential stage, thereby enabling operation with low noise, with low current consumption, and with stability.

Claims (15)

1. A CMOS operational amplifier circuit, comprising:

a differential input circuit part; and

a folded cascode circuit part,

wherein the differential input circuit part comprises:

a p-type MOS transistor differential pair and an n-type MOS transistor differential pair, which have a positive input terminal and a negative input terminal in common;

a first constant current circuit that supplies an operation current to the p-type MOS transistor differential pair and the n-type MOS transistor differential pair; and

a current changeover circuit that supplies the operation current of the first constant current circuit to the p-type MOS transistor differential pair and the n-type MOS transistor differential pair in turn,

wherein the folded cascode circuit part comprises:

a cascode connection current mirror circuit;

a second constant current circuit and a third constant current circuit, which are connected in series with the cascade connection current mirror circuit; and

a bias voltage source that applies a bias voltage to the cascode connection current mirror circuit, and

wherein the bias voltage source increases the bias voltage when the operation current flows in the n-type MOS transistor differential pair.

2. A CMOS operational amplifier circuit according to claim 1 , wherein the bias voltage source changes over the bias voltage according to where the operation current is made to flow by the current changeover circuit.

3. A CMOS operational amplifier circuit according to claim 1 , further comprising a current changeover detector circuit that detects an operation of the current changeover circuit,

wherein the bias voltage source changes over the bias voltage according to a signal output by the current changeover detector circuit.

Assignments (3)
CHANGE OF NAME Recorded Mar 12, 2018
From: SII SEMICONDUCTOR CORPORATION
To: ABLIC INC.
Reel/Frame 045567/0927 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 037783 FRAME: 0166. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Feb 23, 2016
From: SEIKO INSTRUMENTS INC
To: SII SEMICONDUCTOR CORPORATION
Reel/Frame 037903/0928 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 11, 2016
From: SEIKO INSTRUMENTS INC
To: SII SEMICONDUCTOR CORPORATION .
Reel/Frame 037783/0166 →