IP Library Granted Patent US 9,013,336
Granted Patent B2
US 9,013,336 · App. 12/355,857 · Granted Apr 21, 2015

Secured keypad devices

Inventors: Christian Eric Schulz (Rocklin, CA); Arnon Aviv (Herzlia, IL); Amihay Avital (Petach Tikwa, IL); Sergey Meron (Netanya, IL); Mehran Mirkazemi-Moud (Rocklin, CA); Dave Faoro (Newcastle, CA)
Assignee: Verifone, Inc.
G06F1/1658G06F1/1626G06F1/1684G06F3/0219G06F21/83G06F21/86H04M1/23
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,013,336
App. No.
12/355,857
Granted
Apr 21, 2015
Kind
B2
Abstract

A data entry device including a housing including a top housing portion including key apertures, a plurality of data entry keys mounted in the housing to have data entry key depression travel paths in the housing, the plurality of data entry keys being associated with a substrate, which is disposed below the top housing portion and anti-tampering electrical conductors arranged between the top housing portion and the substrate thereby to prevent unauthorized access to the substrate.

Claims (32)

1. A data entry device comprising:

a housing including a top housing portion including key apertures;

a key mat defining a plurality of depressible keys which partially extend through said key apertures;

a resilient protective partial enclosure, including an anti-tampering grid formed of a multiplicity of interconnected anti-tampering electrical conductors on a top surface thereof, said resilient protective partial enclosure being formed with apertures aligned with said key apertures for permitting placement of said plurality of depressible keys therethrough;

a key contact pad, disposed within said resilient protective partial enclosure underlying said top surface, having an array of raised resilient domes with dome conductors being formed on corresponding bottom facing surfaces thereof;

an anti-tampering detection circuitry; and

an electrical circuit board disposed in predetermined spaced relationship with said key contact pad and defining a plurality of pairs of adjacent electrical contact pads, each pair of said plurality of pairs of adjacent electrical contact pads underlying a corresponding one of said dome conductors,

said key contact pad and said electrical circuit board being mutually arranged such that depression of one of said plurality of depressible keys causes the corresponding one of said dome conductors to establish electrical contact with and between a corresponding pair of said adjacent electrical contact pads lying thereunder and in registration therewith;

wherein a multiplicity of anti-tampering electrical conductors disposed below said adjacent electrical contact pads of said electrical circuit board are electrically connected to said anti-tampering detection circuitry; and

wherein said anti-tampering electrical conductors of said resilient protective partial enclosure are electrically connected to said anti-tampering electrical conductors disposed below said adjacent electrical contact pads of said electrical circuit board.

2. A data entry device according to claim 1 and wherein said key contact pad is flexible.

3. A data entry device according to claim 1 and wherein said anti-tampering electrical conductors of said resilient protective partial enclosure are disposed peripherally of said key contact pad.

4. A data entry device comprising:

a housing including a top housing portion including housing key apertures;

an anti-tamper board, including an anti-tampering grid formed of a multiplicity of interconnected anti-tampering electrical conductors underlying said top housing portion and including anti-tamper board key apertures in registration with said housing key apertures;

a key mat defining a plurality of depressible keys which partially extend through said housing key apertures and said anti-tamper board key apertures, said depressible keys having key conductors on bottom facing surfaces thereof;

an anti-tampering detection circuitry; and

an electrical circuit board disposed in predetermined spaced relationship with said key mat and defining a plurality of pairs of adjacent electrical contact pads, each pair of said plurality of pairs of adjacent electrical contact pads underlying a corresponding key conductor,

said key mat and said electrical circuit board being mutually arranged such that depression of one of said depressible keys causes the corresponding key conductor to establish electrical contact with and between a corresponding pair of said adjacent electrical contact pads lying thereunder and in registration therewith;

wherein said anti-tampering electrical conductors of said anti-tampering grid and a multiplicity of anti-tampering electrical conductors below said electrical circuit board are electrically connected to said anti-tampering detection circuitry; and

wherein said anti-tampering electrical conductors of said anti-tampering grid are electrically connected to said anti-tampering electrical conductors below said electrical circuit board.

5. A data entry device comprising:

a housing including a top housing portion including housing key apertures;

an anti-tamper board, including an anti-tampering grid formed of a multiplicity of interconnected anti-tampering electrical conductors underlying said top housing portion and including anti-tamper board key apertures in registration with said housing key apertures;

a key mat defining a plurality of depressible keys which partially extend through said housing key apertures and said anti-tamper board key apertures;

a flexible resilient protective element, including an anti-tampering grid formed of a multiplicity of interconnected anti-tampering electrical conductors;

an anti-tampering detection circuitry;

a key contact pad below said flexible resilient protective element and having an array of raised resilient domes with dome conductors being formed on corresponding bottom facing surfaces thereof; and

an electrical circuit board disposed in predetermined spaced relationship with said key contact pad and defining a plurality of pairs of adjacent electrical contact pads, each pair of said plurality of pairs of adjacent electrical contact pads underlying a corresponding dome conductor,

said key contact pad and said electrical circuit board being mutually arranged such that depression of one of said depressible keys causes the corresponding dome conductor to establish electrical contact with and between a corresponding pair of said plurality of pairs of adjacent electrical contact pads lying thereunder and in registration therewith;

wherein said anti-tampering electrical conductors of said anti-tamper board and said anti-tampering electrical conductors of said flexible resilient protective element are electrically connected to said anti-tampering detection circuitry;

wherein said anti-tampering electrical conductors of said anti-tamper board are electrically connected to said anti-tampering electrical conductors of said flexible resilient protective element.

Assignments (11)
ASSIGNMENT OF SECURITY INTEREST IN PATENT COLLATERAL RECORDED AT R/F 046920-0784 Recorded Apr 28, 2025
From: UBS AG, STAMFORD BRANCH, AS SUCCESSOR TO CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH, AS ASSIGNOR
To: BARCLAYS BANK PLC, AS ASSIGNEE
Reel/Frame 071095/0667 →
RELEASE OF SECURITY INTEREST RECORDED AT REEL/FRAME 46920/0817 Recorded May 10, 2019
From: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH
To: VERIFONE SYSTEMS, INC.; VERIFONE, INC.; HYPERCOM CORPORATION
Reel/Frame 049150/0190 →
FIRST LIEN PATENT SECURITY AGREEMENT Recorded Aug 23, 2018
From: VERIFONE, INC.; HYPERCOM CORPORATION
To: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH AS COLLATERAL AGENT
Reel/Frame 046920/0784 →
SECOND LIEN PATENT SECURITY AGREEMENT Recorded Aug 23, 2018
From: VERIFONE, INC.; HYPERCOM CORPORATION
To: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH AS COLLATERAL AGENT
Reel/Frame 046920/0817 →
RELEASE (R027472F0851) Recorded Aug 21, 2018
From: JPMORGAN CHASE BANK, N.A.
To: VERIFONE, INC.
Reel/Frame 046866/0016 →
RELEASE (R033282F0757) Recorded Aug 21, 2018
From: JPMORGAN CHASE BANK, N.A.
To: VERIFONE, INC.; HYPERCOM CORPORATION; GLOBAL BAY MOBILE TECHNOLOGIES, INC.
Reel/Frame 046864/0909 →
CHANGE OF ADDRESS Recorded May 30, 2016
From: VERIFONE, INC.
To: VERIFONE, INC.
Reel/Frame 038845/0718 →
SECURITY INTEREST Recorded Jul 9, 2014
From: VERIFONE, INC.; HYPERCOM CORPORATION; GLOBAL BAY MOBILE TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 033282/0757 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT AND APPLICATION NUMBERS 12/188114,7162636,7171560,7543151,7725726 PREVIOUSLY RECORDED ON REEL 027472 FRAME 0851. ASSIGNOR(S) HEREBY CONFIRMS THE GRANT OF A SECURITY INTEREST TO JPMORGAN CHASE BANK, N.A. Recorded Apr 18, 2012
From: VERIFONE, INC.; HYPERCOM CORPORATION; VERIFONE MEDIA, LLC
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 028068/0570 →
SECURITY INTEREST Recorded Jan 4, 2012
From: VERIFONE, INC., A DELAWARE CORPORATION
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 027472/0851 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 20, 2009
From: SCHULZ, CHRISTIAN ERIC; AVIV, ARNON; AVITAL, AMIHAY; MERON, SERGEY; MIRKAZEMI-MOUD, MEHRAN; FAORO, DAVE
To: VERIFONE, INC.
Reel/Frame 022425/0310 →
Continuity (2)
Provisional Application 61011993 · Jan 22, 2008
Related Publication 20090184850A1 · Jul 23, 2009