IP Library Granted Patent US 7,786,570
Granted Patent B2
US 7,786,570 · App. 12/358,758 · Granted Aug 31, 2010

Heat sink package

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,786,570
App. No.
12/358,758
Granted
Aug 31, 2010
Kind
B2
Abstract

Provided are a heat sink package in which a semiconductor package and a heat sink are bound to each other and a method of fabricating the same. The heat sink package includes a heat sink having a cavity on an upper surface thereof; a metal layer formed on the bottom surface of the cavity; a solder paste layer formed on the metal layer; a substrate on the solder paste layer; and a lead and a semiconductor chip mounted on the substrate.

Claims (12)

1. A heat sink package comprising:

a heat sink having a cavity on an upper surface thereof;

a metal layer formed on the bottom surface of the cavity;

a solder paste layer formed on the metal layer;

a substrate on the solder paste layer; and

a lead and a semiconductor chip mounted on the substrate.

2. The heat sink package of claim 1 , wherein the heat sink comprises aluminum and the metal layer comprises copper.

3. The heat sink package of claim 1 , wherein the substrate is selected from the group consisting of a direct bonded copper (DBC) substrate, a thick or thin film copper (TFC) substrate and a direct fired copper (DFC) substrate.

4. The heat sink package of claim 1 , wherein the metal layer, the solder paste layer, the substrate and the semiconductor chip are arranged in the cavity.

5. The heat sink package of claim 1 , wherein the depth of the cavity is greater than the sum of a height of the metal layer, a height of the solder paste layer, a height of the substrate and a height of the semiconductor chip.

6. The heat sink package of claim 1 , further comprising an epoxy resin filling in the cavity in order to protect the metal layer, the solder paste layer, the substrate and the semiconductor chip.

7. The heat sink package of claim 6 , wherein the lead extends from the substrate toward the outside of the epoxy resin.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 04481, FRAME 0541 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064072/0459 →
PATENT SECURITY AGREEMENT Recorded Nov 17, 2017
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 044481/0541 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 2, 2017
From: FAIRCHILD KOREA SEMICONDUCTOR, LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 044361/0205 →