IP Library Granted Patent US 8,300,375
Granted Patent B2
US 8,300,375 · App. 12/363,095 · Granted Oct 30, 2012

Monitoring method, circuit, and system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,300,375
App. No.
12/363,095
Granted
Oct 30, 2012
Kind
B2
Abstract

Systems, circuits, and methods are described for providing efficient, monitoring capabilities for providing output reactive to monitored conditions. According to the disclosed methods, steps are included for providing a floating gate monitoring circuit in association with a monitored circuit and programming the floating gate to a selected charge level. The programmed floating gate charge level is then compared with a signal level in a monitored circuit. In an additional step, selected comparison criteria are used for selectably activating output. Exemplary embodiments of methods and associated circuits and systems employing the methods are also disclosed, in which protection for a monitored circuit is provided in the event of undervoltage, undercurrent, overvoltage, or undervoltage. Configurations of preferred embodiments of circuits, systems, and methods using the principles of the invention are disclosed in which ultra-low power is consumed by operation in an “ON” state, and little or no significant power is consumed when operating in an “OFF” state.

Claims (26)

1. A circuit monitoring method comprising the steps of:

providing a floating gate monitoring circuit in association with a monitored circuit;

programming the floating gate to a selected charge level;

comparing the programmed floating gate charge level with a signal level of the monitored circuit; and

using selected comparison criteria, activating an output.

2. The circuit monitoring method according to claim 1 wherein the step of comparing the programmed floating gate charge level with a signal level of the monitored circuit further comprises monitoring voltage level.

3. The circuit monitoring method according to claim 1 wherein the step of comparing the programmed floating gate charge level with a signal level of the monitored circuit further comprises monitoring current level.

4. The circuit monitoring method according to claim 1 wherein the step of activating an output further comprises activating undervoltage protection for the monitored circuit.

5. The circuit monitoring method according to claim 1 wherein the step of activating an output further comprises activating overvoltage protection for the monitored circuit.

6. The circuit monitoring method according to claim 1 wherein the step of activating an output further comprises activating undercurrent protection for the monitored circuit.

7. The circuit monitoring method according to claim 1 wherein the step of activating an output further comprises activating overcurrent protection for the monitored circuit.

8. The circuit monitoring method according to claim 1 wherein the step of activating an output further comprises providing signal level data for the monitored circuit.

9. A circuit monitoring system comprising:

a floating gate monitoring circuit having a programmable floating gate and signal comparison means;

a monitored circuit operably coupled to the floating gate monitoring circuit whereby a signal of the monitored circuit is compared with the programmable floating gate; and

an output device operably coupled to the monitored circuit and controlled with the floating gate monitoring circuit whereby the output device may be activated based upon comparison of the programmable floating gate with the monitored signal level.

10. The system of claim 9 wherein the output device further comprises a switch.

11. The system of claim 9 wherein the floating gate monitoring circuit is configured to consume no current when the monitored circuit is in an “OFF” state.

12. The system of claim 9 wherein the floating gate monitoring circuit is configured to consume ultra-low biasing current when the monitored circuit is in an “OFF” state.

13. The system of claim 9 configured for monitoring a voltage signal of the monitored circuit.

14. The system of claim 9 configured for monitoring a current signal of the monitored circuit.

15. The system of claim 9 configured for monitoring a power signal of the monitored circuit.

16. The system of claim 9 configured for monitoring a plurality of signals of the monitored circuit.

17. The system of claim 9 wherein the output device is configured for outputting signal level data based upon comparison of the programmable floating gate with one or more monitored signal level.

18. The system of claim 9 further comprising electronic power system circuitry operably coupled with the floating gate.

19. The circuit according to claim 9 further comprising portable electronic system circuitry operably coupled with the floating gate.

Assignments (4)
ASSIGNMENT OF PATENT SECURITY INTEREST PREVIOUSLY RECORDED AT REEL/FRAME (040646/0799) Recorded Feb 17, 2023
From: HSBC BANK USA, NATIONAL ASSOCIATION, AS RESIGNING AGENT
To: JPMORGAN CHASE BANK, N.A., AS SUCCESSOR AGENT
Reel/Frame 062781/0544 →
SECURITY INTEREST Recorded Nov 17, 2016
From: SEMTECH CORPORATION; SEMTECH NEW YORK CORPORATION; SIERRA MONOLITHICS, INC.; SEMTECH EV, INC.; TRIUNE SYSTEMS, L.L.C.; TRIUNE IP, LLC
To: HSBC BANK USA, NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGENT
Reel/Frame 040646/0799 →
SECURITY INTEREST Recorded May 28, 2015
From: TRIUNE IP, LLC
To: HSBC BANK USA, NATIONAL ASSOCIATION
Reel/Frame 035732/0326 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 15, 2009
From: TEGGATZ, ROSS E.; CHEN, WAYNE T.; SMITH, BRETT E.
To: TRIUNE IP LLC
Reel/Frame 023661/0346 →