IP Library Granted Patent US 7,746,180
Granted Patent B2
US 7,746,180 · App. 12/363,156 · Granted Jun 29, 2010

Phase-locked loop circuit and data reproduction apparatus

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,746,180
App. No.
12/363,156
Granted
Jun 29, 2010
Kind
B2
Abstract

This invention relates to a phase-locked loop circuit and a data reproduction apparatus, which can reduce a processing time that is required for initial adjustment in the data reproduction apparatus. In a digital data reproduction apparatus having two control functions, i.e., phase and duty adjustments for binarized data, the phase comparison with one edge is performed only at the phase adjustment by means of a phase-locked loop circuit 33 having an edge switching means 4 which controls the phase comparator 1 . The phase comparator 1 inputs the binarized and a bit synchronous clock, and switches the output between a comparison result with one edge, i.e., a rising edge or a falling edge of binarized data, and a comparison result with both edges.

Claims (10)

1. A data reproduction apparatus comprising:

a comparator operable to binarize a reproduction signal from a recording medium;

a slice level adjustment circuit operable to adjust a slice level of the comparator;

a phase comparator operable to compare phases of both rising and falling edges of binarized data with a phase of a bit synchronous clock, and operable to output, at least, a comparison result as to both of the rising and falling edges and a comparison result as to only the rising or falling edge;

a switch operable to output the comparison result by switching between outputs of the phase comparator; and

a voltage controlled oscillator operable to generate the bit synchronous clock based on the output of the switch.

2. The data reproduction apparatus of claim 1 , wherein the adjustment for the slice level results from a phase comparison using both edges.

3. The data reproduction apparatus of claim 1 , wherein the adjustment for the phase of the data results from a phase comparison using the rising or falling edge.

4. The data reproduction apparatus of claim 1 , wherein an adjustment for the slice level results from a phase comparison using both edges, and wherein the adjustment for the phase of the data results from a phase comparison of the rising or falling edge.

5. The data reproduction apparatus of claim 1 , wherein the recording medium is an optical disk.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 27, 2020
From: PANASONIC CORPORATION
To: PANASONIC SEMICONDUCTOR SOLUTIONS CO., LTD.
Reel/Frame 052755/0917 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 30, 2009
From: YAMANE, SHINICHI; WATANABE, SEIJI
To: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Reel/Frame 022182/0876 →