IP Library Granted Patent US 7,859,911
Granted Patent B2
US 7,859,911 · App. 12/363,232 · Granted Dec 28, 2010

Circuit and system for programming a floating gate

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,859,911
App. No.
12/363,232
Granted
Dec 28, 2010
Kind
B2
Abstract

The invention provides circuits and systems for programming a floating gate. A floating gate tunneling device is used with an analog comparing device in a circuit having a floating reference node and an offset-mitigating feedback loop for iteratively programming a floating gate, or multiple floating gates.

Claims (15)

1. A circuit for placing a selected charge on the floating gate of a tunneling device, comprising:

an analog comparing device having a first input operably coupled to the output of a tunneling device, the analog comparing device also having a second input selectably coupled to a reference signal;

a level shifting device selectably coupled to the input of the tunneling device, the voltage level shifting device also operably coupled to receive input from an analog comparing device output;

wherein the input of the tunneling device is selectably coupled to a reference node; and wherein,

a feedback loop selectably couples the analog comparing device output to the second analog comparing device input;

whereby a selected charge provided by the reference signal is placed on the floating gate of the tunneling device.

2. The circuit according to claim 1 further comprising one or more additional tunneling devices operably coupled to the analog comparing device whereby a selected charge provided by the reference signal is placed on the floating gates of the one or more additional tunneling devices.

3. The circuit according to claim 1 further comprising one or more additional power supplies operably coupled to the analog comparing device and tunneling devices.

4. The circuit according to claim 1 wherein the analog comparing device further comprises an op amp.

5. The circuit according to claim 1 wherein the analog comparing device further comprises a comparator.

6. The circuit according to claim 1 wherein the analog comparing device further comprises an analog to digital converter.

7. The circuit according to claim 1 wherein the tunneling device further comprises a Fowler-Nordheim tunneling device.

8. The circuit according to claim 1 wherein the tunneling device further comprises a Channel-Hot-Carrier tunneling device.

9. The circuit according to claim 1 further comprising electronic power system circuitry operably coupled with the floating gate.

10. The circuit according to claim 1 further comprising portable electronic system circuitry operably coupled with the floating gate.

Assignments (4)
ASSIGNMENT OF PATENT SECURITY INTEREST PREVIOUSLY RECORDED AT REEL/FRAME (040646/0799) Recorded Feb 17, 2023
From: HSBC BANK USA, NATIONAL ASSOCIATION, AS RESIGNING AGENT
To: JPMORGAN CHASE BANK, N.A., AS SUCCESSOR AGENT
Reel/Frame 062781/0544 →
SECURITY INTEREST Recorded Nov 17, 2016
From: SEMTECH CORPORATION; SEMTECH NEW YORK CORPORATION; SIERRA MONOLITHICS, INC.; SEMTECH EV, INC.; TRIUNE SYSTEMS, L.L.C.; TRIUNE IP, LLC
To: HSBC BANK USA, NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGENT
Reel/Frame 040646/0799 →
SECURITY INTEREST Recorded May 28, 2015
From: TRIUNE IP, LLC
To: HSBC BANK USA, NATIONAL ASSOCIATION
Reel/Frame 035732/0326 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 15, 2009
From: TEGGATZ, ROSS E.; CHEN, WAYNE T.; SMITH, BRETT E.; BLACKALL, ERIC
To: TRIUNE IP LLC
Reel/Frame 023661/0315 →