IP Library Granted Patent US 8,098,285
Granted Patent B2
US 8,098,285 · App. 12/368,985 · Granted Jan 17, 2012

Processor for image capture and printing

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,098,285
App. No.
12/368,985
Granted
Jan 17, 2012
Kind
B2
Abstract

A processor for image capture and printing has a RISC core. A four-way parallel VLIW vector processor is connected to the RISC core via a suitable data cache. The vector processor has four processing units interconnected with a crossbar switch. A memory interface is connected to the vector processor to permit interfacing between the data cache and a memory. Interfacing circuitry is operatively connected to the vector processor. The interfacing circuitry includes at least an image sensor interface to permit interfacing between components of the processor and an image sensor and a printhead interface to permit interfacing between components of the processor and an inkjet printhead.

Claims (11)

1. A processor for image capture and printing, the processor comprising

a RISC core;

a four-way parallel VLIW vector processor connected to the RISC core via a suitable data cache, the vector processor having four processing units interconnected with a crossbar switch;

a memory interface connected to the vector processor to permit interfacing between the data cache and a memory; and

interfacing circuitry operatively connected to the vector processor, the interfacing circuitry including at least an image sensor interface to permit interfacing between components of the processor and an image sensor and a printhead interface to permit interfacing between components of the processor and an inkjet printhead.

2. A processor as claimed in claim 1 , which is in the form of an application specific integrated circuit (ASIC).

3. A processor as claimed in claim 1 , in which the RISC core is configured to run an image processing language interpreter.

4. A processor as claimed in claim 1 , in which each processing unit of the vector processor includes an ALU which includes a number of registers and arithmetic logic for processing data, a microcode RAM and connections for connecting the processing unit to other processing units and to other components of the processor.

5. A processor as claimed in claim 4 , in which the memory interface is configured for use with DRAM to read and write between the core and the vector processor.

6. A processor as claimed in claim 5 , in which a program memory is connected to the core with a program cache to permit the core to access an image processing program stored in the program memory.

7. A processor as claimed in claim 1 , in which the interfacing circuitry includes a scanner interface to permit interfacing between components of the processor and a scanner so that data scanned by the scanner can be communicated to at least the core.

Assignments (2)
CHANGE OF NAME Recorded Jun 25, 2014
From: ZAMTEC LIMITED
To: MEMJET TECHNOLOGY LIMITED
Reel/Frame 033244/0276 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 9, 2012
From: SILVERBROOK RESEARCH PTY. LIMITED AND CLAMATE PTY LIMITED
To: ZAMTEC LIMITED
Reel/Frame 028516/0910 →