IP Library Granted Patent US 8,471,792
Granted Patent B2
US 8,471,792 · App. 12/371,946 · Granted Jun 25, 2013

Display device and driving method of the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,471,792
App. No.
12/371,946
Granted
Jun 25, 2013
Kind
B2
Abstract

A display device includes a data line, a first and second pixel rows and a first and second gate control lines all formed on a substrate. The first pixel row includes a plurality of pixels each containing two neighboring first sub-pixel and second sub-pixel, the first sub-pixel is coupled to the data line, the second sub-pixel is coupled to the data line through the first sub-pixel. The second pixel row is neighboring with the first pixel row and includes a plurality of pixels each containing two neighboring third sub-pixel and fourth sub-pixel, the third sub-pixel is coupled to the data line, the fourth sub-pixel is coupled to the data line through the third sub-pixel. The first and second gate control lines respectively are for enabling the first and second sub-pixels and both are not used to enable the third and fourth sub-pixels. A driving method of gate control lines also is provided.

Claims (18)

1. A driving method of gate control lines, implemented in a display device, which has:

a substrate;

a data line, formed on the substrate;

a first pixel row, formed on the substrate and comprising a plurality of pixels each of which containing a first sub-pixel and a second sub-pixel neighboring with each other, wherein the first sub-pixel is electrically coupled to the data line to receive a signal provided by the data line, and the second sub-pixel is electrically coupled to the first sub-pixel to receive a signal provided by the data line through the first sub-pixel;

a second pixel row formed on the substrate and neighboring with the first pixel row, the second pixel row comprising a plurality of pixels each of which containing a third sub-pixel and a fourth sub-pixel neighboring each other, wherein the third sub-pixel is electrically coupled to the data line to receive a signal provided by the data line, the fourth sub-pixel is electrically coupled to the third sub-pixel to receive a signal provided by the data line through the third sub-pixel;

a first gate control line formed on the substrate and being for enabling the first sub-pixel; and

a second gate control line formed on the substrate and being for enabling the second sub-pixel;

wherein the first gate control line and the second gate control line both are not used to enable the third sub-pixel and the fourth sub-pixel, and

the driving method comprising:

providing a first driving signal to the second gate control line to enable the second sub-pixel, the first driving signal being a single-pulse signal and containing a first pulse;

providing a second driving signal to the first gate control line to enable the first sub-pixel, the second driving signal being a single-pulse signal and containing a second pulse;

wherein the first pulse is prior to the second pulse and has a partial time overlap with the second pulse.

2. The driving method of gate control lines as claimed in claim 1 , wherein the first pulse and the second pulse have a same pulse width.

3. The driving method of gate control lines as claimed in claim 2 , wherein the partial time overlap occupies a half of the pulse width.

4. The driving method of gate control lines as claimed in claim 1 , wherein the partial time overlap occupies a half of a pulse width of the first pulse.

5. The driving method of gate control lines as claimed in claim 1 , wherein the display device further comprises a first gate-on-array circuit and a second gate-on-array circuit both formed on the substrate, and the driving method of gate control lines further comprises:

generating the first driving signal by the second gate-on-array circuit; and

generating the second driving signal by the first gate-on-array circuit.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 15, 2024
From: AUO CORPORATION
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 068323/0055 →
CHANGE OF NAME Recorded Jun 20, 2024
From: AU OPTRONICS CORPORATION
To: AUO CORPORATION
Reel/Frame 067797/0978 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 17, 2009
From: CHEN, KEN-MING; HUNG, CHI-MAO
To: AU OPTRONICS CORP.
Reel/Frame 022270/0760 →