IP Library Granted Patent US 8,208,087
Granted Patent B2
US 8,208,087 · App. 12/389,372 · Granted Jun 26, 2012

Thin film transistor array substrate and repair method

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,208,087
App. No.
12/389,372
Granted
Jun 26, 2012
Kind
B2
Abstract

A TFT array substrate comprising a substrate has a pixel region and a peripheral circuit region surrounding the pixel region, a TFT array, first lead lines, second lead lines, and first repair patterns is provided. The peripheral circuit region has an outer area and an inner area. The inner area is disposed between the pixel region and the outer area. The TFT array disposed in the pixel region includes a first conducting layer and a second conducting layer. The first lead lines and the second lead lines disposed in the peripheral circuit region are on the same layer of the first conducting layer and the second conducting layer respectively. The first repair patterns disposed in the inner area are sandwiched between the second lead lines and the substrate. At least a first pre-repair area is at a region where the second lead lines and the first repair patterns are overlapped.

Claims (6)

1. A thin film transistor (TFT) array substrate, comprising:

a substrate, having a pixel region and a peripheral circuit region surrounding the pixel region, the peripheral circuit region having an outer area and an inner area, and the inner area being disposed between the pixel region and the outer area;

a TFT array, disposed in the pixel region, the TFT array including a first conducting layer and a second conducting layer;

a plurality of first lead lines, disposed in the peripheral circuit region, the first lead lines being formed of the first conducting layer;

a plurality of second lead lines, disposed in the peripheral circuit region, the second lead lines formed of the second conducting layer; and a plurality of repair patterns, disposed in the inner area, wherein the repair patterns are sandwiched between the second lead lines and the substrate, and at least a pre-repair area is at a region where only one of the second lead lines and only one of the repair patterns are overlapped.

2. The TFT array substrate of claim 1 , wherein the number of the repair patterns is substantially equal to the number of the second lead lines, and only one of the repair patterns is disposed under only one of the second lead lines.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 31, 2016
From: HWZ INTANGIBLE ASSETS INVESTMENT MANAGEMENT LIMITED
To: WUHAN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.
Reel/Frame 040174/0599 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 3, 2016
From: CHUNGHWA PICTURE TUBES, LTD.
To: HWZ INTANGIBLE ASSETS INVESTMENT MANAGEMENT LIMITED
Reel/Frame 039332/0949 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 25, 2009
From: HSU, HAN-TUNG; SHEN, HUI-CHUNG; WU, SSU-TSUNG; LIU, WEN-SHENG; KUNG, YA-JUNG; KO, CHING-YUN
To: CHUNGHWA PICTURE TUBES, LTD.
Reel/Frame 022305/0590 →