IP Library Granted Patent US 9,608,703
Granted Patent B2
US 9,608,703 · App. 12/397,300 · Granted Mar 28, 2017

Closed loop MIMO harmonized feedback

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,608,703
App. No.
12/397,300
Granted
Mar 28, 2017
Kind
B2
Abstract

The subject matter disclosed herein provides methods and apparatus for closed loop operation of a wireless system implementing multiple input multiple output (MIMO). In one aspect, there is provided a method. The method may include receiving a payload including channel estimation information. Moreover, one or more bits of the payload may be inserted into a subset of the tiles of a slot. The slot including the subset of the tiles carrying the one or more bits of the payload may be provided as part of a closed loop MIMO-based system. Related systems, apparatus, methods, and/or articles are also described.

Claims (47)

1. A method operable with at least one client device in a closed loop operation of a wireless system, comprising:

receiving, at the at least one client device, a payload, including channel estimation information from a closed loop base station;

inserting, at the at least one client device, into a subset of tiles of a slot, one or more bits of the payload; and

providing, at the at least one client device, the slot to said closed loop base station, including the subset of the tiles carrying the one or more bits of the payload,

wherein said slot is used as feedback enabling said closed loop base station to configure a precoder in said channel estimation information.

2. The method of claim 1 further comprising:

configuring the payload to 6 bits comprising a precoder matrix index.

3. The method of claim 1 further comprising:

configuring the payload to 6 bits comprising 4 bits representing a precoder matrix index and 2 bits representing a differential carrier-to-interference-plus-noise ratio.

4. The method of claim 1 further comprising:

configuring the payload to 6 bits comprising 3 bits representing a precoder matrix index, 2 bits representing a differential carrier-to-interference-plus-noise ratio, and 1 bit representing rank information.

5. The method of claim 1 , wherein inserting further comprises:

inserting the payload into a subset of ½ of the tiles of the slot.

6. The method of claim 1 , wherein inserting further comprises:

inserting the payload into a subset of ⅓ of the tiles of the slot.

7. The method of claim 1 , wherein inserting further comprises:

inserting 18-bits of payload into the tiles of the slot.

8. The method of claim 1 , wherein inserting further comprises:

inserting the payload into a plurality of even tiles of the slot.

9. The method of claim 1 , wherein inserting further comprises:

inserting the payload into a plurality of odd tiles of the slot.

10. The method of claim 1 , wherein providing further comprises:

transmitting, from the client device to the base station, the slot including the subset of the tiles carrying the one or more bits of the payload using a channel quality indicator channel.

11. A system, comprising:

a processor; and

a memory,

wherein the processor and memory are configured to:

receive a payload including channel estimation information from a closed loop base station,

insert, into a subset of tiles of a slot, one or more bits of the payload, and

provide the slot to said closed loop base station, including the subset of the tiles carrying the one or more bits of the payload, wherein said slot is as feedback enabling said closed loop base station to configure a precoder in said channel estimation information.

12. The system of claim 11 , wherein the processor and the memory are configured to provide the payload as 6 bits comprising a precoder matrix index.

13. The system of claim 11 , wherein the processor and the memory are configured to provide the payload as 6 bits comprising 4 bits representing a precoder matrix index and 2 bits representing a differential carrier-to-interference-plus-noise ratio.

14. The system of claim 11 , wherein the processor and the memory are configuring to provide the payload as 6 bits comprising 3 bits representing a precoder matrix index, 2 bits representing a differential carrier-to-interference-plus-noise ratio, and 1 bit representing rank information.

15. The system of claim 11 , wherein inserting further comprises:

inserting the payload into a subset of ½ of the tiles of the slot.

16. The system of claim 11 , wherein inserting further comprises:

inserting the payload into a subset of ⅓ of the tiles of the slot.

17. The system of claim 11 , wherein inserting further comprises:

inserting 18-bits of payload into the tiles of the slot.

18. A non-transitory computer-readable storage medium containing instructions to configure a processor to:

receive a payload including channel estimation information from a closed loop base station, including channel estimation information,

insert, into a subset of tiles of a slot, one or more bits of the payload, and

provide the slot to said closed loop base station, including the subset of the tiles carrying the one or more bits of the payload, wherein said slot is used as feedback enabling said base station to configure a precoder in said channel estimation information.

19. The non-transitory computer-readable storage medium of claim 18 , wherein the instructions further configure the processor to provide the payload as 6 bits comprising a precoder matrix index.

20. The non-transitory computer-readable storage medium of claim 18 , wherein the instructions further configure the processor to provide the payload as 6 bits comprising:

4 bits representing a precoder matrix index; and

2 bits representing a differential carrier-to-interference-plus-noise ratio.

Assignments (4)
CORRECTIVE ASSIGNMENT TO CORRECT THE ADDED EXHIBIT PREVIOUSLY RECORDED AT REEL: 38398 FRAME: 414. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jun 12, 2019
From: WI-LAN INC.
To: MONUMENT BANK OF INTELLECTUAL PROPERTY, LLC
Reel/Frame 051486/0400 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 27, 2016
From: WI-LAN INC.
To: MONUMENT BANK OF INTELLECTUAL PROPERTY, LLC
Reel/Frame 038398/0141 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 14, 2009
From: NEXTWAVE BROADBAND INC.
To: WI-LAN INC.
Reel/Frame 023371/0392 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 17, 2009
From: PORAT, RON; GOH, WEE PENG; BOURLAS, YAIR
To: NEXTWAVE BROADBAND INC.
Reel/Frame 022981/0788 →