IP Library Granted Patent US 8,014,469
Granted Patent B2
US 8,014,469 · App. 12/428,705 · Granted Sep 6, 2011

Pipeline architecture for multi-slot wireless link processing

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,014,469
App. No.
12/428,705
Granted
Sep 6, 2011
Kind
B2
Abstract

A wireless communication device processes N Radio Frequency (RF) bursts contained within N slots of a digital communications time divided frame, wherein N is a positive integer greater than one. The wireless communication device includes an RF front end, a baseband processor, and an equalizer module. The RF front end is operable to receive the plurality of received RF bursts and to convert the RF bursts to corresponding baseband signals. The baseband processor is operable to receive the baseband signals, to pre-equalization process the baseband signals to produce processed baseband signals, and to post-equalization process soft decisions. The equalizer is operable to equalize the processed baseband signals to produce the soft decisions. These RF bursts may be contained in adjacent slots or, in non-adjacent slots, or in a combination of adjacent slots and non-adjacent slots.

Claims (79)

1. A method for processing a multi-slot Time Division Multiple Access (TDMA) signal by a wireless device, wherein the TDMA signal is received over a plurality of time periods as a first section followed by a second section followed by a third section, the method comprising:

pre-processing the first section;

pre-processing the second section while equalizing the first section;

post-processing the first section while equalizing the second section;

pre-processing the third section while equalizing the second section; and

post-processing the second section while equalizing the third section.

2. The method of claim 1 , further comprising:

determining a modulation of the first section; and

equalizing the first section based upon a determined modulation.

3. The method of claim 2 , wherein equalizing the first section comprises:

Maximum Likelihood Sequence Estimation (MLSE) equalizing the first section when a determined modulation is Gaussian Minimum Shift Keying (GMSK); and

Maximum A posteriori Probability (MAP) equalizing the first section when the determined modulation is Eight Phase Shift Keying (8PSK).

4. The method of claim 1 , wherein pre-processing includes at least one of:

de-rotation and frequency correction;

burst power estimation;

timing, channel, noise, and Signal-to-Noise Ratio estimation;

Automatic Gain Control loop processing;

soft decision scaling factor processing; and

matched filter processing.

5. The method of claim 1 , wherein pre-processing includes at least one of:

equalizer coefficient calculation; and

soft decision scaling factor processing.

6. The method of claim 1 , wherein post-processing includes at least one of:

phase averaging of a plurality of soft decisions; and

frequency estimation and tracking.

7. The method of claim 1 , wherein:

pre-processing is performed by a baseband processor;

post-processing is performed by the baseband processor; and

equalization is performed by an equalizer module.

8. A wireless device operable to process a multi-slot Time Division Multiple Access (TDMA) signal, wherein the TDMA signal is received over a plurality of time periods as a first section followed by a second section followed by a third section, the wireless device comprising:

a baseband processor operable to:

pre-process the third section; and

post-process the first section; and

an equalizer module coupled to the baseband processor and operable to equalize the second section,

wherein the equalizer module is operable to equalize the second section during the same or substantially the same time period(s) as the baseband processor is operable to pre-process the third section and/or post-process the first section.

9. The wireless device of claim 8 , wherein in the baseband processor is further operable to determine a modulation type.

10. The wireless device of claim 9 , wherein the modulation type is one of Gaussian Minimum Shift Keying (GMSK) and Eight Phase Shift Keying (8PSK).

11. The wireless device of claim 8 , wherein the baseband processor is operable to equalize the second section by one of Maximum Likelihood Sequence Estimation (MLSE) equalizing and Maximum A posteriori Probability (MAP) equalizing.

12. The wireless device of claim 8 , wherein the baseband processor is operable to pre-process the third section by one or more of:

de-rotation and frequency correction;

burst power estimation;

timing estimation;

channel estimation;

equalizer coefficient calculation;

automatic gain control loop processing;

soft decision scaling factor processing; and

matched filter processing.

13. The wireless device of claim 8 , wherein the baseband processor is operable to post-process the first section by one or more of:

phase averaging of a plurality of soft decisions;

frequency estimation; and

frequency tracking.

14. A wireless device for processing a multi-slot Time Division Multiple Access (TDMA) signal, wherein the TDMA signal is received over a plurality of time periods as a first section followed by a second section followed by a third section, the wireless device comprising:

a baseband processor; and

an equalizer module coupled to the baseband processor,

wherein, in combination, the baseband processor and equalizer module are operable to:

pre-process the first section;

pre-process the second section while equalizing the first section;

post-process the first section while equalizing the second section;

pre-process the third section while equalizing the second section; and

post-process the second section while equalizing the third section.

15. The wireless device of claim 14 , wherein, in combination, the baseband processor and equalizer module are further operable to:

determine a modulation of the first section; and

equalize the first section based upon a determined modulation.

16. The wireless device of claim 15 , wherein the equalizer module is operable to:

Maximum Likelihood Sequence Estimation (MLSE) equalize the first section when a determined modulation is Gaussian Minimum Shift Keying (GMSK); and

Maximum A posteriori Probability (MAP) equalize the first section when the determined modulation is Eight Phase Shift Keying (8PSK).

17. The wireless device of claim 14 , wherein pre- processing includes at least one of:

de-rotation and frequency correction;

burst power estimation;

timing, channel, noise, and Signal-to-Noise Ratio estimation;

Automatic Gain Control loop processing;

soft decision scaling factor processing; and

matched filter processing.

18. The wireless device of claim 14 , wherein pre-processing includes at least one of:

equalizer coefficient calculation; and

soft decision scaling factor processing.

19. The wireless device of claim 14 , wherein the post-processing includes at least one of:

phase averaging of a plurality of soft decisions; and

frequency estimation and tracking.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE PROPERTY NUMBERS PREVIOUSLY RECORDED AT REEL: 47630 FRAME: 344. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Mar 21, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048883/0267 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER TO 9/5/2018 PREVIOUSLY RECORDED AT REEL: 047196 FRAME: 0687. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047630/0344 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047196/0687 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →