IP Library Granted Patent US 8,136,737
Granted Patent B2
US 8,136,737 · App. 12/444,652 · Granted Mar 20, 2012

System comprised of a chip and a substrate and method of assembling such a system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,136,737
App. No.
12/444,652
Granted
Mar 20, 2012
Kind
B2
Abstract

A system comprises a chip ( 71 ) and a substrate ( 78 ). The chip ( 71 ) comprises a circuitry and a mounting surface ( 83 ) with first and second contacts ( 73, 74, 75, 76 ). The substrate ( 78 ) comprises a surface ( 90 ) with first and second contact pads ( 79, 80 ) and an electrically conductive pad ( 91 ) connected to the first contact pad ( 79 ) by a low-resistive connection ( 93 ). The chip ( 71 ) is attached to the substrate ( 78 ) so that the mounting surface ( 83 ) is spaced apart from the first contact pad ( 75 ) and the electrically conductive pad ( 91 ). The mounting surface ( 83 ) overlaps partly the first contact pad ( 79 ) with a first overlapping area (B 1 ) resulting in a first stray capacitor (C 1 ) and the electrically conductive pad ( 91 ) with a second overlapping area (B 3 ) resulting in a second stray capacitor (C 3 ). The first contact pad ( 79 ) and the electrically conductive pad ( 91 ) are arranged on the surface ( 90 ) of the substrate ( 78 ) such that, if the chip ( 21 ) is misaligned laterally in respect to the surface ( 90 ), then the first overlapping area (B 1 ) increases while the second overlapping area (B 3 ) decreases, or the first overlapping area (B 1 ) decreases while the second overlapping area (B 3 ) increases.

Claims (26)

1. A system, comprising:

a chip that includes circuitry and a mounting surface ( 83 ) with first and second contacts as inputs for the circuitry; and

a substrate with a surface which includes a first contact pad, a second contact pad, and an electrically conductive pad connected to the first contact pad by a low-resistive connection; wherein the chip being attached to the substrate with the mounting surface facing toward the surface of the substrate so that the mounting surface is spaced apart from the first contact pad and the electrically conductive pad, the mounting surface partly overlapping the first contact pad with a first overlapping area and the electrically conductive pad with a second overlapping area so that the overlapped part of the first contact pad forms a first stray capacitor and the overlapped part of the electrically conductive pad forms a second stray capacitor with the mounting surface, and the first contact pad and the electrically conductive pad are arranged on the surface of the substrate such that, if the chip is misaligned laterally in respect to the surface of the substrate, then the first overlapping area increases while the second overlapping area decreases or the first overlapping area decreases while the second overlapping area increases.

2. The system according to claim 1 , wherein the first contact pad and the electrically conductive pad are arranged on the surface of the substrate so that the first overlapping area decreases by the same amount as the second overlapping area increases or the first overlapping area increases by the same amount as the second overlapping area decreases, when the chip is misaligned.

3. The system according to claim 1 , wherein the mounting surface is rectangular shaped and comprises four corners, and the first contact pad and the electrically conductive pad are located on the surface of the substrate so that a first corner of the four corners overlaps partly the first contact pad and a second corner of the corners being opposite to the first corner overlaps partly the electrically conductive pad.

4. The system according to claim 1 , wherein the mounting surface is rectangular shaped and comprises four edges, the first contact pad and the electrically conductive pad are located on the surface of the substrate so that a first edge of the four edges overlaps partly the first contact pad and a second edge of the edges being opposite to the first edge overlaps partly the electrically conductive pad.

5. The system according to claim 1 , wherein the second contact is connected to the mounting surface by a low resistive and/or a high capacitate path.

6. The system according to claim 1 , further comprising:

an antenna arranged on the surface of the substrate and connected to the first and second contact pads.

7. The system according to claim 1 , further comprising:

a further substrate; and

an antenna arranged on the further substrate and electrically connected to the first and second contact pads.

8. A method for producing a system comprised of a chip attached to a substrate, the method comprising the steps of:

mounting the chip, which includes circuitry and a mounting surface with first and second contacts as inputs for the circuitry, with the mounting surface on a surface of the substrate, wherein the surface includes a first contact pad, a second contact pad, and an electrically conductive pad; and

connecting the first contact with the first contact pad and the second contact with the second contact pad so that the mounting surface is spaced apart from the first contact pad and the electrically conductive pad such that the mounting surface overlaps partly the first contact pad with a first overlapping area and the electrically conductive pad with a second overlapping area so that the overlapped part of the first contact pad forms a first stray capacitor and the overlapped part of the electrically conductive pad forms a second stray capacitor with the mounting surface;

orientating the first contact pad and the electrically conductive pad on the surface of the substrate such that if the chip is misaligned laterally in respect to the surface of the substrate, then the first overlapping area increases when the second overlapping area decreases or the first overlapping area decreases when the second overlapping area increases.

9. The method according to claim 8 , further comprising;

orientating the first contact pad and the electrically conductive pad on the surface of the substrate so that the first overlapping area decreases by the same amount as the second overlapping area increases or the first overlapping area increases by the same amount as the second overlapping area decreases, when the chip is misaligned.

10. The method according to claim 8 , wherein the mounting surface is rectangular shaped and comprises four corners, the method further comprising:

orientating the first contact pad and the electrically conductive pad on the surface of the substrate so that a first corner of the four corners overlaps partly the first contact pad and a second corner of the four corners being opposite to the first corner overlaps partly the electrically conductive pad.

11. The method according to claim 8 , wherein the mounting surface is rectangular shaped and comprises four edges, the method further comprising:

orientating the first contact pad and the electrically conductive pad on the surface of the substrate so that a first edge of the four edges overlaps partly the first contact pad and a second edge of the four edges being opposite to the first edge overlaps partly the electrically conductive pad.

12. The method according to claim 8 , further comprising:

connecting the second contact to the mounting surface by a low resistive or a high capacitive path.

13. The method according to claim 8 , further comprising:

connecting the second contact to the mounting surface by a low resistive and high capacitive path.

Assignments (16)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0387 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051030/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051145/0184 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050745/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER TO 09/05/2018 PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0133. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047630/0456 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047230/0133 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042762/0145 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042985/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT RELEASE Recorded Aug 17, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 039707/0471 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Jul 14, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039361/0212 →
SECURITY AGREEMENT SUPPLEMENT Recorded Mar 7, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 038017/0058 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 21, 2014
From: NXP B.V.
To: BROADCOM CORPORATION
Reel/Frame 033579/0267 →