IP Library Granted Patent US 8,468,435
Granted Patent B2
US 8,468,435 · App. 12/450,301 · Granted Jun 18, 2013

Method and device for padding optimization of segmented turbo codes

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,468,435
App. No.
12/450,301
Granted
Jun 18, 2013
Kind
B2
Abstract

A method for forming a bit sequence having a number of M bits from a bit sequence having a number of N bits, wherein M/2<N<M, involves extending said bit sequence by M-N bit positions, segmenting said extended bit sequence into at least two blocks with different numbers of bit positions such that the number of bit positions in the first block is less than the number of bit positions in the last block, and filling empty bit positions with bits having a pre-determined value.

Claims (62)

1. A method of forming a bit sequence having a number of M bits from a bit sequence having a number of N bits for turbo coding, in which

M

2

<

N

<

M

,

the method comprising:

extending said bit sequence by M-N bit positions;

selecting M-N bit positions within said bit sequence including a first bit position;

re-ordering said bit sequence by relocating at least the bits at said selected positions such that the first bit position is empty and such that at least one of the N bits for turbo coding remains at an original position of the at least one of the N bits; and

filling empty bit positions with bits having a predetermined value.

2. The method according to claim 1 , wherein said re-ordering is performed such that the first M-N bit positions of said bit sequence are empty.

3. The method according to claim 1 , further comprising:

segmenting said extended bit sequence into at least two blocks such that the number of bit positions in a first block is less than the number of bit positions in the last block.

4. The method according to claim 3 , wherein said extending and/or said segmenting and/or said re-ordering are performed such that any one block includes a number of empty bit positions that is equal to or higher than a number of empty bit positions in any block having more bit positions than the one block.

5. The method according to claim 3 , wherein said re-ordering comprises:

relocating the bits at last P positions in the first block to another block, P being less than half the number of bits in the first block; and

relocating the bits at first P positions in the first block to a last position in the first block such that P empty bit positions are located at the first P positions of the first block.

6. The method according to claim 3 , wherein said bit sequence is segmented into at least three blocks, and wherein said re-ordering is performed such that empty bit positions are located at a beginning of the first two blocks, and such that bits are only relocated within a same block or from one block to a subsequent block.

7. A non-transitory computer-readable medium storing instructions to cause a computer or network device to execute operations to carry out a method of forming a bit sequence having a number of M bits from a bit sequence having a number of N bits for turbo coding, in which

M

2

<

N

<

M

,

the method comprising:

extending said bit sequence by M-N bit positions;

selecting M-N bit positions within said bit sequence including a first bit position;

re-ordering said bit sequence by relocating at least the bits at said selected positions such that the first bit position is empty and such that at least one bit of the N bits for turbo coding remains at an original position of the at least one of the N bits; and

filling empty bit positions with bits having a predetermined value.

8. A device to form a bit sequence having a number of M bits from a bit sequence having a number of N bits for turbo coding, in which

M

2

<

N

<

M

,

the method comprising:

means for extending said bit sequence by M-N bit positions;

means for selecting M-N bit positions within said bit sequence including a first bit position;

means for re-ordering said bit sequence by relocating at least the bits at said selected positions such that the first bit position is empty and such that at least one bit of the N bits for turbo coding remains at an original position of the at least one of the N bits; and

means for filling empty bit positions with bits having a predetermined value.

9. The device according to claim 8 , comprising:

means for re-ordering said bit sequence such that the first M-N bit positions of said bit sequence are empty.

10. The device according to claim 8 , further comprising:

means for segmenting said extended bit sequence into at least two blocks such that the number of bit positions in a first block is less than the number of bit positions in any subsequent block.

11. The device according to claim 10 , comprising:

means for relocating the bits at last P positions in the first block to another block, P being less than half the number of bits in the first block; and

means for relocating the bits at first P positions in the first block to a last position in the first block such that P empty bit positions are located on the first P positions of the first block.

12. The device according to claim 10 , comprising:

means for segmenting said bit sequence into at least three blocks; and

means for performing said re-ordering such that empty bit positions are located at a beginning of the first two blocks, and such that bits are only relocated within a same block, or from one block to a subsequent block.

13. The device according to claim 8 , comprising:

means for extending and/or segmenting and/or re-ordering said bit sequence-such that any one block includes a number of empty bit positions that is equal to or higher than a number of empty bit positions in any block having more bit positions than the one block.

14. A communications apparatus, comprising:

a channel coder requiring input bit sequences including data blocks having numbers of bits that are an integer multiple of a minimal block size; and

a bit sequence forming device according to claim 8 providing said input bit sequences.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 15, 2015
From: NOKIA SOLUTIONS AND NETWORKS GMBH & CO. KG
To: CELLULAR COMMUNICATIONS EQUIPMENT LLC
Reel/Frame 035414/0117 →
CHANGE OF NAME Recorded Nov 19, 2014
From: NOKIA SIEMENS NETWORKS GMBH & CO. KG
To: NOKIA SOLUTIONS AND NETWORKS GMBH & CO. KG
Reel/Frame 034294/0675 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 31, 2009
From: FREDERIKSEN, FRANK; RAAF, BERNHARD
To: NOKIA SIEMENS NETWORKS GMBH & CO. KG
Reel/Frame 023742/0979 →