IP Library Granted Patent US 8,102,163
Granted Patent B2
US 8,102,163 · App. 12/455,047 · Granted Jan 24, 2012

Voltage regulator

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,102,163
App. No.
12/455,047
Granted
Jan 24, 2012
Kind
B2
Abstract

Provided is a voltage regulator which can achieve high-speed response and is not susceptible to a ripple. An amplifier ( 19 ) and an amplifier ( 23 ) provide push-pull output to an output transistor ( 14 ). Therefore, even when an idling current is small, a sink current and a source current with respect to a gate of the output transistor ( 14 ) can be increased in a balanced manner. Thus, the voltage regulator can easily achieve high-speed response. In addition, even when the ripple is superimposed on an input voltage, an output voltage is not influenced by the ripple.

Claims (40)

1. A voltage regulator, comprising:

an input terminal;

a ground terminal;

an output terminal;

an output transistor provided between the input terminal and the output terminal, for generating an output voltage based on an input voltage and a gate voltage;

a voltage divider circuit provided between the output terminal and the ground terminal, for dividing the output voltage to output a divided voltage;

a reference voltage circuit for outputting a reference voltage;

a first amplifier including a first input terminal provided at an output terminal of the reference voltage circuit and a second input terminal provided at an output terminal of the voltage divider circuit, for controlling the output voltage to a desired constant voltage;

a second amplifier including an input terminal provided at an output terminal of the first amplifier and an output terminal provided at a gate of the output transistor;

a resistor;

a third amplifier including an input terminal provided at the output terminal of the first amplifier through the resistor and an output terminal provided at the gate of the output transistor, for providing push-pull output in cooperation with the second amplifier; and

an auxiliary circuit provided at a connection point between the resistor and the input terminal of the third amplifier, for detecting a ripple and operating the third amplifier based on the ripple.

2. A voltage regulator, comprising:

an input terminal;

a ground terminal;

an output terminal;

an output transistor provided between the input terminal and the output terminal, for generating an output voltage based on an input voltage and a gate voltage;

a voltage divider circuit provided between the output terminal and the ground terminal, for receiving and dividing the output voltage to output a divided voltage;

a reference voltage circuit for outputting a reference voltage;

a first amplifier including a first input terminal provided at an output terminal of the reference voltage circuit and a second input terminal provided at an output terminal of the voltage divider circuit, for controlling the output voltage to a desired constant voltage;

a second amplifier including an input terminal provided at an output terminal of the first amplifier and an output terminal provided at a gate of the output transistor;

a resistor;

a third amplifier including an input terminal provided at the output terminal of the first amplifier through the resistor and an output terminal provided at the gate of the output transistor, for providing push-pull output in cooperation with the second amplifier; and

a capacitor provided between the ground terminal and a connection point between the resistor and the input terminal of the third amplifier.

3. A voltage regulator according to claim 2 , wherein the third amplifier comprises a PMOS transistor including a gate connected to the output terminal of the first amplifier through the resistor, a source connected to the input terminal, and a drain connected to the gate of the output transistor.

4. A voltage regulator, comprising:

an input terminal;

a ground terminal;

an output terminal;

an output transistor provided between the input terminal and the output terminal, for generating an output voltage based on an input voltage and a gate voltage;

a voltage divider circuit provided between the output terminal and the ground terminal, for receiving and dividing the output voltage to output a divided voltage;

a reference voltage circuit for outputting a reference voltage;

a first amplifier including a first input terminal provided at an output terminal of the reference voltage circuit and a second input terminal provided at an output terminal of the voltage divider circuit, for controlling the output voltage to a desired constant voltage;

a resistor;

a second amplifier including a first input terminal provided at an output terminal of the first amplifier, a second input terminal provided at the output terminal of the first amplifier through the resistor, and an output terminal provided at a gate of the output transistor, for providing push-pull output; and

a capacitor provided between the ground terminal and a connection point between the resistor and the second input terminal of the second amplifier.

5. A voltage regulator according to claim 4 , wherein the second amplifier comprises an output stage including:

a first PMOS transistor including a gate connected to the output terminal of the first amplifier and a source connected to the input terminal;

a second PMOS transistor including a gate connected to the output terminal of the first amplifier through the resistor, a source connected to a drain of the first PMOS transistor, and a drain connected to the gate of the output transistor; and

an NMOS transistor for providing the push-pull output together with the first PMOS transistor and the second PMOS transistor.

Assignments (3)
CHANGE OF NAME Recorded Mar 12, 2018
From: SII SEMICONDUCTOR CORPORATION
To: ABLIC INC.
Reel/Frame 045567/0927 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 10, 2016
From: SEIKO INSTRUMENTS INC.
To: SII SEMICONDUCTOR CORPORATION
Reel/Frame 038058/0892 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 30, 2009
From: IMURA, TAKASHI
To: SEIKO INSTRUMENTS INC.
Reel/Frame 022896/0424 →