Systems and devices for quantum processor architectures
View Patent ↗A quantum processor may employ a heterogeneous qubit-coupling architecture to reduce the average number of intermediate coupling steps that separate any two qubits in the quantum processor, while limiting the overall susceptibility to noise of the qubits. The architecture may effectively realize a small-world network where the average qubit has a low connectivity (thereby allowing it to operate substantially quantum mechanically) but each qubit is within a relatively low number of intermediate coupling steps from any other qubit. To realize such, some of the qubits may have a relatively high connectivity, and may thus operate substantially classically.
1. A quantum processor, comprising:
a plurality of qubits arranged on a surface of a substrate, each of the qubits in the plurality of qubits communicatively coupleable to at least one other qubit in the plurality of qubits, where:
a number of outermost ones of the plurality of qubits form a perimeter of the plurality of qubits, and
a number of inner ones of the plurality of qubits form an interior of the plurality of qubits, the inner ones of the plurality of qubits spaced inwardly from the outermost ones of the plurality of qubits,
a first set of the number of inner ones of the plurality of qubits having a first connectivity, and
a second set of the number of inner ones of the plurality of qubits having a second connectivity, the second connectivity greater than the first connectivity.
2. The quantum processor of claim 1 wherein the first connectivity is sufficiently low that at least some of the qubits of the first set of the number of inner ones of the qubits operate substantially quantum mechanically, wherein the first and second connectivity each comprises a maximum number of possible communicative paths that are available, whether active or not.
3. The quantum processor of claim 2 wherein the second connectivity is sufficiently high that at least some of the qubits of the second set of the number of inner ones of the qubits operate substantially classically.
4. The quantum processor of claim 1 , further comprising:
a plurality of couplers, each of the couplers operable to couple respective pairs of the qubits.
5. The quantum processor of claim 1 wherein respective pairs of the qubits are spaced with respect to one another to provide communicative coupling therebetween without the use of a coupler.
6. The quantum processor of claim 1 wherein the quantum processor is a superconducting quantum processor and at least one qubit is selected from the group consisting of: a superconducting flux qubit, a superconducting phase qubit, a superconducting charge qubit, and a superconducting hybrid qubit.
7. The quantum processor of claim 1 wherein at least some of the plurality of qubits form a small-world network.
8. The quantum processor of claim 1 , further comprising:
an additional plurality of qubits arranged on the surface of the substrate, at least one of the qubits of the additional plurality of qubits spaced outwardly from an outermost one of the plurality of qubits.
9. The quantum processor of claim 8 wherein at least one qubit from the additional plurality of qubits has a connectivity that is greater than the first connectivity.
10. A method of providing a quantum processor, the method comprising:
providing on a surface of a substrate a first set of qubits with a low connectivity N that is an integer, where each qubit in the first set of qubits is spaced inwardly of an outermost perimeter set of qubits and behaves substantially quantum mechanically; and
providing on the surface of the substrate a second set of qubits with a high connectivity M that is greater than the low connectivity N of the qubits of the first set of qubits, wherein at least one qubit from the first set of qubits is communicatively coupleable to at least one qubit from the second set of qubits, wherein the first connectivity N and second connectivity M each comprises a maximum number of possible communicative paths that are available, whether active or not.
11. The method of claim 10 wherein providing on a surface of a substrate a first set of qubits with a low connectivity includes, for each qubit in the first set of qubits, providing couplers between the qubit and a set of at most N other qubits.
12. The method of claim 11 wherein providing on the surface of the substrate a second set of qubits with a high connectivity includes, for each qubit in the second set of qubits, providing couplers between the qubit and a set of at least M other qubits.
13. The method of claim 10 wherein providing a first set of qubits with a low connectivity includes, for each qubit in the first set of qubits, spacing a set of N other qubits sufficiently proximate the qubit to communicatively couple therewith.
14. The method of claim 13 wherein providing a second set of qubits with a high connectivity includes, for each qubit in the second set of qubits, spacing a set of M other qubits sufficiently proximate the qubit to communicatively couple therewith.
15. The quantum processor of claim 1 , further comprising:
an additional plurality of qubits arranged on an additional surface, wherein at least one qubit from the additional plurality of qubits arranged on the additional surface is communicatively coupleable to at least one qubit from the plurality of qubits arranged on the surface of the substrate.
16. The quantum processor of claim 15 wherein at least one qubit from the additional plurality of qubits has a connectivity that is greater than the first connectivity.
17. A quantum processor comprising:
a plurality of qubits including a first set of qubits and a second set of qubits, each qubit in the second set of qubits communicatively coupleable to at least two qubits in the first set of qubits, wherein
the first set of qubits has a first connectivity N, and the second set of qubits has a second connectivity M, where M>N, and wherein the first connectivity N alone provides a first average number of intermediate coupling steps between any two qubits in the plurality of qubits, and the first connectivity N combined with the second connectivity M provides a second average number of intermediate coupling steps between any two qubits in the plurality of qubits that is less than the first average number of intermediate coupling steps between any two qubits in the plurality of qubits, wherein the first connectivity N and second connectivity M each comprises a maximum number of possible communicative paths that are available, whether active or not.
18. The quantum processor of claim 17 , further comprising:
a plurality of couplers, each of the couplers operable to couple respective pairs of the qubits.
19. The quantum processor of claim 17 wherein the quantum processor is a superconducting quantum processor and at least one qubit is selected from the group consisting of: a superconducting flux qubit, a superconducting phase qubit, a superconducting charge qubit, and a superconducting hybrid qubit.