IP Library Granted Patent US 8,513,110
Granted Patent B2
US 8,513,110 · App. 12/484,222 · Granted Aug 20, 2013

Processes and structures for beveled slope integrated circuits for interconnect fabrication

Inventor: Jayna Sheats (Palo Alto, CA)
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,513,110
App. No.
12/484,222
Granted
Aug 20, 2013
Kind
B2
Abstract

The present invention discloses methods and apparatuses for the separations of IC fabrication and assembling of separated IC components to form complete IC structures. In an embodiment, the present fabrication separation of an IC structure into multiple discrete components can take advantages of dedicated IC fabrication facilities and achieve more cost effective products. In another embodiment, the present chip assembling provides high density interconnect wires between bond pads, enabling cost-effective assembling of small chip components. In an aspect, the present process provides a beveled slope of the components to facilitate interconnection bonding.

Claims (33)

1. A method for interconnecting bond pads between integrated components, the method comprising:

forming a beveled slope of a top edge of a top integrated component, the top integrated component located on a bottom integrated component, wherein the beveled slope comprises a gradual ramp without sharp chip edges;

printing at least an interconnect line over the beveled slope, the interconnect line linking a bond pad of the top integrated component to a bond pad of the bottom integrated component, wherein printing comprises printing from the bond pad of the top integrated component to the bond pad of the bottom integrated component; and

welding the interconnect line to the bond pads.

2. A method as in claim 1 further comprising

positioning the top integrated component on the bottom integrated component before forming the beveled slope.

3. A method as in claim 1 further comprising

positioning the top integrated component on the bottom integrated component after forming the beveled slope.

4. A method as in claim 1 wherein forming a beveled slope comprises laser ablating an edge of the top integrated component.

5. A method as in claim 1 wherein forming a beveled slope comprises laser ablating from the top bond pad to the bottom bond pad.

6. A method as in claim 1 wherein the top integrated component comprises a plurality of beveled slopes.

7. A method as in claim 1 wherein the interconnect printing process is capable of causing electrical discontinuity over a sharp chip edge.

8. A method as in claim 1 wherein multiple interconnect lines are printed over the beveled slope simultaneously.

9. A method as in claim 1 wherein multiple interconnect lines are welded to the bond pads of an integrated component simultaneously.

10. A method for interconnecting bond pads between integrated components, the method comprising:

positioning a top integrated component on a bottom integrated component;

laser ablating the top integrated component along a direction linking a bond pad of the top integrated component to a bond pad of the bottom integrated component to form a beveled slope of a top edge on the top integrated component, the beveled slope forming a gradual ramp without sharp chip edges from the bond pad of the top integrated component to the bond pad of the bottom integrated component;

placing at least an interconnect wire over the beveled slope, the interconnect wire linking the bond pad of the top integrated component to the bond pad of the bottom integrated component; and

welding the interconnect wire to the bond pads.

11. A method as in claim 10 wherein placing at least an interconnect wire comprises printing an interconnect line, wherein printing comprises printing from the bond pad of the top integrated component to the bond pad of the bottom integrated component.

12. A method as in claim 11 wherein the interconnect printing process is capable of causing electrical discontinuity over a sharp chip edge.

13. A method as in claim 10 wherein multiple laser ablating passes are performed to achieve a plurality of beveled slopes.

14. A method as in claim 10 wherein multiple laser ablating passes are performed to achieve a proper width.

15. A method as in claim 10 wherein multiple interconnect wires are placed over the beveled slope simultaneously.

16. A method as in claim 10 wherein multiple interconnect wires are welded to the bond pads of an integrated component simultaneously.

17. A method for interconnecting bond pads between integrated components, the method comprising:

forming a beveled slope of a top edge of a top integrated component;

positioning the top integrated component having the beveled slope on a bottom integrated component, wherein the beveled slope is disposed between a bond pad of the top integrated component and a bond pad of the bottom integrated component;

placing at least an interconnect wire over the beveled slope, the interconnect wire linking the bond pad of the top integrated component to the bond pad of the bottom integrated component; and

welding the interconnect wire to the bond pads.

18. A method as in claim 17 wherein the top integrated component comprises a plurality of beveled slopes.

19. A method as in claim 17 wherein placing at least an interconnect wire comprises printing an interconnect line.

20. A method as in claim 19 wherein the beveled slope is formed on a portion of an edge of the top integrated component.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 14, 2020
From: TEREPAC CORPORATION
To: TERECIRCUITS CORPORATION
Reel/Frame 054084/0334 →
RELEASE OF SECURITY INTEREST Recorded Nov 27, 2019
From: WESTERN ONTARIO COMMUNTY FUTURE DEVELOPMENT CORPORATION ASSOCIATION
To: TEREPAC CORPORATION
Reel/Frame 051132/0225 →
SECURITY INTEREST Recorded Nov 6, 2014
From: TEREPAC CORPORATION
To: WESTERN ONTARIO COMMUNITY FUTURES DEVELOPMENT CORPORATION ASSOCIATION
Reel/Frame 034120/0129 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 14, 2009
From: SHEATS, JAYNA
To: TEREPAC CORPORATION
Reel/Frame 022822/0478 →
Continuity (1)
Related Publication 20100314718A1 · Dec 16, 2010