IP Library Granted Patent US 7,851,807
Granted Patent B2
US 7,851,807 · App. 12/490,790 · Granted Dec 14, 2010

Layer-stacked wiring and semiconductor device using the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,851,807
App. No.
12/490,790
Granted
Dec 14, 2010
Kind
B2
Abstract

A layer-stacked wiring made up of a microcrystalline silicon thin film and a metal thin film is provided which is capable of suppressing an excessive silicide formation reaction between the microcrystalline silicon thin film and metal thin film, thereby preventing peeling of the thin film. In a polycrystalline silicon TFT (Thin Film Transistor) using the layer-stacked wiring, the microcrystalline silicon thin film is so configured that its crystal grains each having a length of the microcrystalline silicon thin film in a direction of a film thickness being 60% or more of a film thickness of the microcrystalline silicon thin film amount to 15% or less of total number of crystal grains or that its crystal grains each having a length of the microcrystalline silicon thin film in a direction of a film thickness being 50% or less of a film thickness of the microcrystalline silicon thin film amount to 85% or more of the total number of crystal grains making up the microcrystalline silicon thin film.

Claims (20)

1. A layer-stacked wiring comprising:

a microcrystalline silicon thin film serving as a lower layer; and

a metal thin film formed serving as an upper layer on said microcrystalline silicon thin film, said metal thin film being in immediate contact with said microcrystalline silicon thin film,

wherein crystal grains making up a crystal structure of said microcrystalline silicon thin film, each having a length of said microcrystalline silicon thin film in a direction of a film thickness being 60% or more of a film thickness of said microcrystalline silicon thin film amount to 15% or less of total number of said crystal grains.

2. A layer-stacked wiring comprising:

a microcrystalline silicon thin film serving as a lower layer; and

a metal thin film formed serving as an upper layer on said microcrystalline silicon thin film, said metal thin film being in immediate contact with said microcrystalline silicon thin film,

wherein crystal grains making up a crystal structure of said microcrystalline silicon thin film, each having a length of said microcrystalline silicon thin film in a direction of a film thickness being 50% or less of a film thickness of said microcrystalline silicon thin film amount to 85% or more of the total number of crystal grains.

3. A layer-stacked wiring comprising:

a microcrystalline silicon thin film serving as a lower layer;

a metal thin film formed serving as an upper layer on said microcrystalline silicon thin film, said metal thin film being in immediate contact with said microcrystalline silicon thin film; and

a minute quantity of silicide formed by a suppressed reaction between said microcrystalline silicon thin film and said metal thin film,

wherein crystal grains making up a crystal structure of said microcrystalline silicon thin film, each having a length of said microcrystalline silicon thin film in a direction of a film thickness being 60% or more of a film thickness of said microcrystalline silicon thin film amount to 15% or less of total number of said crystal grains.

4. A layer-stacked wiring comprising:

a microcrystalline silicon thin film serving as a lower layer;

a metal thin film formed serving as an upper layer on said microcrystalline silicon thin film, said metal thin film being in immediate contact with said microcrystalline silicon thin film; and

a minute quantity of silicide formed by a suppressed reaction between said microcrystalline silicon thin film and said metal thin film,

wherein crystal grains making up a crystal structure of said microcrystalline silicon thin film, each having a length of said microcrystalline silicon thin film in a direction of a film thickness being 50% or less of a film thickness of said microcrystalline silicon thin film amount to 85% or more of the total number of crystal grains.

5. The layer-stacked wiring according to claim 3 , wherein said silicide exists in one of said microcrystalline silicon thin film and at an interface between said microcrystalline silicon thin film and said metal thin film.

6. The layer-stacked wiring according to claim 4 , wherein said silicide exists in one of said microcrystalline silicon thin film and at an interface between said microcrystalline silicon thin film and said metal thin film.

Assignments (3)
CHANGE OF NAME Recorded Nov 8, 2011
From: NEC LCD TECHNOLOGIES, LTD.
To: NLT TECHNOLOGIES, LTD.
Reel/Frame 027189/0669 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 7, 2010
From: NEC CORPORATION
To: NEC LCD TECHNOLOGIES, LTD.
Reel/Frame 024494/0806 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 24, 2009
From: TANAKA, JUN; KANOH, HIROSHI
To: NEC CORPORATION; NEC LCD TECHNOLOGIES, LTD.
Reel/Frame 022870/0019 →