IP Library Granted Patent US 7,999,608
Granted Patent B1
US 7,999,608 · App. 12/496,419 · Granted Aug 16, 2011

Integrated RF notch filters

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,999,608
App. No.
12/496,419
Granted
Aug 16, 2011
Kind
B1
Abstract

Apparatus and methods for providing integrated RF notch filter subsystems having enhanced Q values are described. An integrated notch filter includes an LC filter element and a Q-enhancement circuit coupled to the LC filter element, with the Q-enhancement circuit configured to offset resistive losses in the LC filter element to adjust the Q value of the filter system. A transceiver having multiple LNAs for various bands may be provided to a single notch filter system including a Q-enhancement circuit.

Claims (36)

1. A filter system comprising:

an LC notch filter, wherein losses associated with the notch filter are modeled by a resistance; and

a Q-enhancement circuit coupled to the LC notch filter, said Q-enhancement circuit configured to generate a negative conductance so as to at least partially compensate the resistance in the notch filter, wherein the Q-enhancement circuit comprises a differential pair circuit, the differential pair circuit is configured to provide the negative conductance as an adjustable negative conductance responsive to a bias voltage, wherein the bias voltage is coupled to gates of a pair of transistors to supply a bias current to the differential pair circuit, wherein the differential pair is a MOSFET pair and the Q-enhancement circuit further comprises a local feedback circuit coupled between a first transistor of the MOSFET pair and a second transistor of the MOSFET pair and configured to linearize a square-law response characteristic of the MOSFET pair.

2. The filter system of claim 1 wherein the local feedback circuit comprises a resistive element coupled between the first transistor of the MOSFET pair and the second transistor of the MOSFET pair.

3. The filter system of claim 2 wherein the resistive element is a single resistor.

4. The filter system of claim 2 wherein the resistive element comprises:

an adjustable resistor circuit having a plurality of resistive elements, and;

a plurality of switching elements coupled to ones of the plurality of resistive elements, and wherein said plurality of switching elements are configured so as to switch one or more of the plurality of resistive elements into the adjustable resistor circuit so as to tune the Q-enhancement circuit.

5. A filter system comprising:

an LC notch filter, wherein losses associated with the LC notch filter are modeled by a resistance;

a Q-enhancement circuit coupled to the LC notch filter, said Q-enhancement circuit configured to generate a negative conductance so as to at least partially compensate the resistance in the LC notch filter; and

a means for selectively disabling or enabling the Q-enhancement circuit in response to a level of a transmit power signal.

6. The filter system of claim 5 wherein the means for selectively disabling or enabling the Q-enhancement circuit disables the Q-enhancement circuit at low or moderate transmit power levels and enables the Q-enhancement circuit at high transmit power levels.

7. A filter system for use with a multi-band transceiver, the filter system comprising:

a plurality of switchable LNA stages with differential current outputs; and

a single network comprising:

an inductive load element;

a capacitive element coupled to the inductive load element;

an LC notch filter coupled to the capacitive element and load element wherein losses associated with the LC notch filter are modeled by a resistance; and

a Q-enhancement circuit coupled to the LC notch filter; wherein the LC notch filter is further coupled to ones of the plurality of switchable LNA stages responsive to selection of one of multi-band inputs and the Q-enhancement circuit is configured to generate a negative conductance so as to at least partially offset the resistance in the notch filter;

wherein the current outputs are fed to the single network; and

wherein the plurality of switchable LNA stages are disposed to receive multi-band inputs and ones of the plurality of switchable LNA stages unused can be switched off.

8. The filter system of claim 7 wherein ones of the plurality of switchable LNA stages unused are configured to be switched off using an input bias voltage source coupled to the filter system.

9. A method of filtering a received signal in a transceiver, comprising:

providing a received signal to an LC notch filter subsystem of the transceiver; and

filtering the received signal in the LC notch filter subsystem, wherein the notch filter subsystem includes an LC shunt circuit and a Q-enhancement circuit coupled to the LC shunt circuit, wherein losses associated with the LC shunt circuit are modeled by a resistance and the Q-enhancement circuit generates a negative conductance to at least partially compensate the resistance in the LC shunt circuit so as to enhance the Q of the notch filter subsystem;

wherein the Q-enhancement circuit comprises a differential pair circuit, the differential pair circuit is configured to provide the negative conductance as an adjustable negative conductance responsive to a bias voltage, wherein the bias voltage is coupled to gates of a pair of transistors to supply a bias current to the differential pair circuit; and

wherein the differential pair is a MOSFET pair and the Q-enhancement circuit linearizes a square-law response characteristic of the MOSFET pair using a feedback circuit coupled between a first transistor of the MOSFET pair and a second transistor of the MOSFET pair.

10. The method of claim 9 wherein the feedback circuit comprises a resistive element coupled between the first transistor of the MOSFET pair and the second transistor of the MOSFET pair.

11. The method of claim 10 wherein the resistive element comprises a plurality of resistors and a plurality of switches, and wherein one or more of the plurality of resistors and a plurality of switches, and wherein one more of the plurality of resistors is switched into the Q-enhancement circuit by one or more of the plurality of switches so as to tune the Q-enhancement circuit.

12. A method of filtering a received signal in a transceiver, comprising:

providing received signal to an LC notch filter subsystem of the transceiver;

filtering the received signal in the LC notch filter subsystem, wherein the LC notch filter subsystem includes an LC shunt circuit and a Q-enhancement circuit coupled to the LC shunt circuit, wherein losses associated with the LC shunt circuit are modeled by a resistance and the Q-enhancement circuit generates a negative conductance to at least partially compensate the resistance in the LC shunt circuit so as to enhance the Q of the LC notch filter subsystem; and

selectively disabling or enabling the Q-enhancement circuit into or out of the notch filter subsystem responsive to a transmit signal power level in the transceiver.

13. The method of claim 12 wherein the Q-enhancement circuit is selectively switched out of the notch filter subsystem at low and medium transmit signal power levels and selectively switched into the notch filter subsystem at high transmit signal power levels.

14. The method of claim 12 further comprising adjusting, responsive to the transmit power level, a zero of LC notch filter transfer characteristic.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 29, 2015
From: QUINTIC MICROELECTRONICS (WUXI) CO., LTD.
To: NXP B.V.
Reel/Frame 034854/0262 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 12, 2015
From: NXP B.V.
To: QUINTIC MICROELECTRONICS (WUXI) CO., LTD.
Reel/Frame 034752/0761 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 9, 2015
From: NXP B.V.
To: QUINTIC MICROELECTRONICS (WUXI) CO., LTD.
Reel/Frame 034747/0893 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 23, 2014
From: QUINTIC HOLDINGS
To: QUINTIC MICROELECTRONICS (WUXI) CO., LTD.
Reel/Frame 034037/0541 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 11, 2009
From: SEQUOIA COMMUNICATIONS CORPORATION
To: QUINTIC HOLDINGS
Reel/Frame 023639/0014 →