IP Library Granted Patent US 7,994,540
Granted Patent B2
US 7,994,540 · App. 12/508,871 · Granted Aug 9, 2011

Gallium nitride material transistors and methods associated with the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,994,540
App. No.
12/508,871
Granted
Aug 9, 2011
Kind
B2
Abstract

Gallium nitride material transistors and methods associated with the same are provided. The transistors may be used in power applications by amplifying an input signal to produce an output signal having increased power. The transistors may be designed to transmit the majority of the output signal within a specific transmission channel (defined in terms of frequency), while minimizing transmission in adjacent channels. This ability gives the transistors excellent linearity which results in high signal quality and limits errors in transmitted data. The transistors may be designed to achieve low ACPR values (a measure of excellent linearity), while still operating at high drain efficiencies and/or high output powers. Such properties enable the transistors to be used in RF power applications including third generation (3G) power applications based on W-CDMA modulation.

Claims (22)

1. A device adapted to receive an input signal and to transmit an output signal, the device comprising:

at least one transistor structure to receive the input signal, the at least one transistor including at least one active region formed in a gallium nitride material region, the at least one transistor structure being adapted to amplify the input signal to form the output signal, wherein the device has a gain of greater than 5 dB and wherein the output signal, when transmitted, has an adjacent channel power ratio (ACPR) that varies by less than 10% over a range of 3 dB of output power.

2. The device of claim 1 , wherein the device has an efficiency of greater than 20%.

3. The device of claim 1 , wherein the device has a gain of greater than 12 dB.

4. The device of claim 1 , wherein the at least one transistor structure includes a source electrode, a gate electrode and a drain electrode associated with the at least one active region.

5. The device of claim 4 , wherein the gate electrode receives the input signal and the amplified signal is provided at the drain electrode.

6. The device of claim 1 , wherein the input signal is a W-CDMA modulated signal and the output signal is transmitted in accordance with the W-CDMA standard.

7. The device of claim 1 , wherein the at least one transistor structure comprises a plurality of transistor structures.

8. The device of claim 1 , wherein the at least one transistor structure comprises a silicon substrate, wherein the gallium nitride material region is formed on the silicon substrate.

9. The device of claim 1 , wherein the input signal is a radio frequency (RF) signal and the at least one transistor operates as a class AB amplifier.

10. The device of claim 1 , wherein the device has an input impedance between 1 and 50 Ohms.

11. A device adapted to receive an input signal and to transmit an output signal, the device comprising:

at least one transistor structure to receive the input signal, the at least one transistor including at least one active region formed in a gallium nitride material region, the at least one transistor structure being adapted to amplify the input signal to form the output signal, wherein the device has an efficiency of greater than 20% when operated at a power density of greater than or equal to 0.1 W/mm.

12. The device of claim 11 , wherein the device has a gain of greater than 5 dB when operated at a power density of greater than or equal to 0.1 W/mm.

13. The device of claim 11 , wherein the at least one transistor structure includes a source electrode, a gate electrode and a drain electrode associated with the at least one active region.

14. The device of claim 11 , wherein the gate electrode receives the input signal and the amplified signal is provided at the drain electrode.

15. The device of claim 11 , wherein the input signal is a W-CDMA modulated signal and the output signal is transmitted in accordance with the W-CDMA standard.

16. The device of claim 11 , wherein the at least one transistor structure comprises a plurality of transistor structures.

17. The device of claim 11 , wherein the at least one transistor structure comprises a silicon substrate, wherein the gallium nitride material region is formed on the silicon substrate.

18. The device of claim 11 , wherein the input signal is a radio frequency (RF) signal and the at least one transistor operates as a class AB amplifier.

19. The device of claim 11 , wherein the device has an output impedance between 1 and 50 Ohms.

20. The device of claim 11 , wherein the device has an input impedance between 1 and 50 Ohms.

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 4, 2019
From: INFINEON TECHNOLOGIES AMERICAS CORP.
To: MACOM TECHNOLOGY SOLUTIONS HOLDINGS, INC.
Reel/Frame 047907/0977 →
CHANGE OF NAME Recorded Jul 23, 2018
From: INTERNATIONAL RECTIFIER CORPORATION
To: INFINEON TECHNOLOGIES AMERICAS CORP.
Reel/Frame 046612/0968 →
CONFIDENTIAL EXCLUSIVE LICENSE AND IP PURCHASE AGREEMENTS THAT RESTRICT PATENT ASSIGNMENT BY CURRENT OWNER (ONLY NON-CONFIDENTIAL, PUBLIC MATERIALS SUMMARIZING AGREEMENTS AND LITIGATION DISPUTES RELATING TO THE SAME ATTACHED) Recorded Nov 3, 2017
From: INTERNATIONAL RECTIFIER CORPORATION
To: NITRONEX LLC; MACOM TECHNOLOGY SOLUTIONS HOLDINGS, INC.
Reel/Frame 044532/0627 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 9, 2010
From: NITRONEX CORPORATION
To: INTERNATIONAL RECTIFIER CORPORATION
Reel/Frame 024953/0770 →
RELEASE OF SECURITY INTEREST Recorded Aug 5, 2010
From: SILICON VALLEY BANK
To: NITRONEX CORPORATION
Reel/Frame 024794/0055 →
SECURITY AGREEMENT Recorded May 4, 2010
From: NITRONEX CORPORATION
To: SILICON VALLEY BANK
Reel/Frame 024320/0896 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 15, 2010
From: NAGY, WALTER H.; BORGES, RICARDO M.; BROWN, JEFFREY D.; CHAUDHARI, APURVA D.; COOK, JAMES W., JR.; HANSON, ALLEN W.; JOHNSON, JERRY W.; LINTHICUM, KEVIN J.; PINER, EDWIN L.; RAJAGOPAL, PRADEEP; ROBERTS, JOHN C.; SINGHAL, SAMEER; THERRIEN, ROBERT J.; VESCAN, ANDREI
To: NITRONEX CORPORATION
Reel/Frame 024077/0032 →