IP Library Granted Patent US 8,836,126
Granted Patent B2
US 8,836,126 · App. 12/535,489 · Granted Sep 16, 2014

Semiconductor device having insulating layers containing oxygen and a barrier layer containing manganese

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,836,126
App. No.
12/535,489
Granted
Sep 16, 2014
Kind
B2
Abstract

A semiconductor device includes an insulating layer formed over a semiconductor substrate, the insulating layer including oxygen, a first wire formed in the insulating layer, and a second wire formed in the insulating layer over the first wire and containing manganese, oxygen, and copper, the second wire having a projection portion formed in the insulating layer and extending downwardly but spaced apart from the first wire.

Claims (9)

1. A semiconductor device comprising:

a first insulating layer formed over a semiconductor substrate, the first insulating layer including oxygen;

a first wire formed in the first insulating layer;

an interlayer insulating layer formed on the first insulating layer;

a second insulating layer formed over the interlayer insulating layer;

a second wire formed in the second insulating layer over the first wire, the second wire including a first upper plug and a first lower plug whose width is smaller than a width of the first upper plug, the first upper plug and the first lower plug formed in the second insulating layer, the first lower plug being in contact with the first wire through an upper surface in the interlayer insulating layer, and the second wire containing manganese, oxygen, and copper; and

a third wire formed in the second insulating layer, the third wire including a second upper plug and a second lower plug whose width is smaller than a width of the second upper plug, the second upper plug and the second lower plug formed in the second insulating layer, extending downwardly and spaced apart from the first wire, and a bottom of the second lower plug is in contact with the interlayer insulating layer.

2. The semiconductor device according to claim 1 , wherein the second lower plug has at least one of a cylindrical shape and a grooved shape.

3. The semiconductor device according to claim 1 , wherein the third wire includes a third upper plug and a third lower plug whose width is smaller than a width of the third upper plug.

Assignments (3)
CHANGE OF ADDRESS Recorded Dec 23, 2016
From: FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 041188/0401 →
CHANGE OF NAME Recorded Sep 27, 2010
From: FUJITSU MICROELECTRONICS LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 025046/0478 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 5, 2009
From: OCHIMIZU, HIROSATO; TSUKUNE, ATSUHIRO; KUDO, HIROSHI
To: FUJITSU MICROELECTRONICS LIMITED
Reel/Frame 023052/0499 →