IP Library Granted Patent US 8,868,935
Granted Patent B2
US 8,868,935 · App. 12/542,865 · Granted Oct 21, 2014

Power supply integrated circuit with feedback control

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,868,935
App. No.
12/542,865
Granted
Oct 21, 2014
Kind
B2
Abstract

A system and method for providing power control in a power management integrated circuit. A power management integrated circuit may comprise a communication interface module that receives power supply information from at least one electrical device external to the power management integrated circuit. The power supply information may, for example, comprise information related to a first electrical power. The power management integrated circuit may also comprise a power regulator module that determines a regulated power signal based, at least in part, on a portion of the power supply information. The regulated power signal may correspond to the first electrical power. For example, the regulated power signal may comprise the first electrical power or cause another circuit to output the first electrical power. The power management integrated circuit may then output the regulated power signal to at least one electrical device external to the power management integrated circuit.

Claims (33)

1. A power management integrated circuit comprising:

a communication interface circuit configured to receive power supply information from a powered device, wherein the power supply information comprises a minimum energy-efficiency level; and

a power regulator circuit configured to:

determine a regulated power signal based on the power supply information; and

output the regulated power signal to the powered device.

2. The integrated circuit of claim 1 , wherein the power supply information comprises information of voltage level.

3. The integrated circuit of claim 1 , wherein the power supply information comprises information of electrical current.

4. The integrated circuit of claim 3 , wherein the information of electrical current comprises information of electrical current level.

5. The integrated circuit of claim 3 , wherein the information of electrical current comprises information of electrical current variability.

6. The integrated circuit of claim 1 , wherein the regulated power signal is configured to cause power supply circuitry external to the integrated circuit to output electrical power.

7. The integrated circuit of claim 1 , wherein the powered device comprises power supply circuitry.

8. The integrated circuit of claim 1 , wherein the integrated circuit is embedded in the powered device.

9. The integrated circuit of claim 6 , wherein the integrated circuit is external to the powered circuit.

10. A method comprising:

receiving at an integrated circuit, power supply information from a powered device external to the integrated circuit, wherein the power supply information comprises a minimum energy-efficiency level;

determining a regulated power signal based on the power supply information; and

outputting the regulated power signal to the powered device.

11. The method of claim 10 , wherein the power supply information comprises information of voltage level.

12. The method of claim 10 , wherein the regulated power signal is configured to cause power supply circuitry external to the integrated circuit to output electrical power.

13. The method of claim 10 , wherein the powered device comprises power supply circuitry.

14. The method of claim 10 , wherein the integrated circuit is embedded in the powered device.

15. The method of claim 12 , wherein the integrated circuit is connected to the powered circuit.

16. An integrated circuit configured to:

receive power supply information from a first circuit external to the integrated circuit, wherein the power supply information comprises a minimum energy-efficiency level; and

determine a regulated power signal based on the minimum energy-efficiency level.

17. The integrated circuit of claim 16 , configured to output the regulated power signal to a second circuit external to the integrated circuit.

18. The integrated circuit of claim 16 , wherein the power supply information comprises information of voltage variability.

19. The integrated circuit of claim 1 , wherein the power supply information comprises information of voltage variability.

20. The integrated circuit of claim 19 , wherein the information of voltage variability comprises information of a voltage variability limit.

21. The method of claim 10 , wherein the power supply information comprises information of voltage variability and electrical current level.

22. The method of claim 21 , wherein the information of voltage variability comprises information of a voltage variability limit.

23. The integrated circuit of claim 18 , wherein the power supply information comprises information of voltage variability limit.

24. The integrated circuit of claim 16 , wherein the first circuit comprises power supply circuitry.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT THE PATENT NUMBER 9,385,856 TO 9,385,756 PREVIOUSLY RECORDED AT REEL: 47349 FRAME: 001. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 22, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 051144/0648 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE PREVIOUSLY RECORDED ON REEL 047229 FRAME 0408. ASSIGNOR(S) HEREBY CONFIRMS THE THE EFFECTIVE DATE IS 09/05/2018. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047349/0001 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047229/0408 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 24, 2013
From: KIM, NEIL Y.; VORENKAMP, PIETER
To: BROADCOM CORPORATION
Reel/Frame 029684/0793 →