IP Library Granted Patent US 7,978,940
Granted Patent B2
US 7,978,940 · App. 12/558,645 · Granted Jul 12, 2011

Self-aligned carrier assembly for optical device supporting wafer scale methods

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,978,940
App. No.
12/558,645
Granted
Jul 12, 2011
Kind
B2
Abstract

Broadly speaking, disclosed is a carrier assembly for an optical device, the carrier assembly comprising in combination: a glass substrate with an optical die thereon; and a silicon carrier attached to the glass carrier. During manufacture, a number of optical dies can be attached on the glass substrate using self-alignment of AuSn solder bumps using gaseous flux at about 300 deg C. The glass carrier can be mounted to the silicon carrier to form an optical device carrier assembly comprising micromechanical guide holes to facilitate a optical fiber connection, using self-alignment of SnAg solder bumps using gaseous flux at about 250 deg C. Each individual optical device can be tested at a wafer scale. The resulting optical device assembly can be diced to form individual optical devices having a carrier assembly that exhibits the traits of both a silicon carrier and a glass carrier.

Claims (17)

1. An optical device, comprising:

a glass substrate;

an optical die soldered to the glass substrate to form a die-on-glass assembly;

first solder bumps on the glass substrate to facilitate self-alignment by surface tension of the optical die to the glass substrate;

a silicon substrate soldered to the die-on-glass assembly;

a recess in the silicon substrate for receiving the optical die when the silicon substrate is soldered to the die-on-glass assembly;

second solder bumps on the glass substrate to facilitate self-alignment of the silicon substrate to the die-on-glass assembly such that the optical die is accurately positioned within the recess; and

a micromechanical structure on the silicon substrate to permit connection of the optical device to an external component;

whereby the optical device exhibits both optical transparency through the glass substrate and micromechanical structuring from the silicon substrate.

2. The optical device of claim 1 , wherein the first solder bumps on the glass substrate to facilitate self-alignment by surface tension of the optical die to the glass substrate are AuSn solder bumps.

3. The optical device of claim 1 , wherein the second solder bumps on the glass substrate to facilitate self alignment of the silicon substrate to the die-on-glass assembly are AgSn solder bumps.

4. The optical device of claim 1 , and further comprising a thermal conductivity polymer in any gap between the optical die and the recess to assist in heat transfer to the silicon substrate.

5. The optical device of claim 4 , wherein the polymer uses capillary force to assist the heat transfer.

6. The optical device of claim 5 , wherein the polymer is in the recess.

7. The optical device of claim 1 , and further comprising transparent underfill to secure an optical path between the optical die and the glass substrate.

8. The optical device of claim 1 , wherein the micromechanical structure includes guide holes in the silicon substrate.

9. The optical device of claim 1 , wherein the external component is a printed circuit board.

Assignments (8)
PATENT RELEASE AND REASSIGNMENT Recorded Jul 5, 2022
From: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT
To: II-VI INCORPORATED; MARLOW INDUSTRIES, INC.; EPIWORKS, INC.; LIGHTSMYTH TECHNOLOGIES, INC.; KAILIGHT PHOTONICS, INC.; COADNA PHOTONICS, INC.; OPTIUM CORPORATION; FINISAR CORPORATION; II-VI OPTICAL SYSTEMS, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; II-VI DELAWARE, INC.; II-VI OPTOELECTRONIC DEVICES, INC.; PHOTOP TECHNOLOGIES, INC.
Reel/Frame 060574/0001 →
SECURITY INTEREST Recorded Jul 1, 2022
From: II-VI INCORPORATED; II-VI DELAWARE, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; PHOTOP TECHNOLOGIES, INC.; COHERENT, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 060562/0254 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 1, 2020
From: FINISAR CORPORATION
To: II-VI DELAWARE, INC.
Reel/Frame 052286/0001 →
NOTICE OF GRANT OF SECURITY INTEREST IN PATENTS Recorded Sep 25, 2019
From: II-VI INCORPORATED; MARLOW INDUSTRIES, INC.; EPIWORKS, INC.; LIGHTSMYTH TECHNOLOGIES, INC.; KAILIGHT PHOTONICS, INC.; COADNA PHOTONICS, INC.; OPTIUM CORPORATION; FINISAR CORPORATION; II-VI OPTICAL SYSTEMS, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; II-VI DELAWARE, INC.; II-VI OPTOELECTRONIC DEVICES, INC.; PHOTOP TECHNOLOGIES, INC.
To: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 050484/0204 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 30, 2016
From: TYCO ELECTRONICS SERVICES GMBH
To: FINISAR CORPORATION
Reel/Frame 040471/0458 →
CORRECTIVE ASSIGNMENT TO REMOVE SECOND ASSIGNEE PREVIOUSLY RECORDED ON REEL 026272, FRAME 0772 Recorded Jul 7, 2011
From: ZARLINK SEMICONDUCTOR INC.; ZARLINK SEMICONDUCTOR AB
To: TYCO ELECTRONICS SERVICES GMBH
Reel/Frame 026619/0271 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 10, 2011
From: ZARLINK SEMICONDUCTOR INC; ZARLINK SEMICONDUCTOR AB
To: TYCO ELECTRONICS SERVICES GMBH; GOLDCUP 5514 AB UNAT TYCO ELECTRONICS SVENSKA HOLDINGS AB
Reel/Frame 026272/0772 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 25, 2009
From: STEIJER, ODD ROBERT; ANDERSSON, HANS MAGNUS EMIL
To: ZARLINK SEMICONDUCTOR AB
Reel/Frame 023569/0921 →