IP Library Granted Patent US 8,669,975
Granted Patent B2
US 8,669,975 · App. 12/574,984 · Granted Mar 11, 2014

Electro-optical device and driving circuit

Inventor: Shin Fujita (Suwa, JP)
Assignee: Japan Display West Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,669,975
App. No.
12/574,984
Granted
Mar 11, 2014
Kind
B2
Abstract

A driving circuit of an electro-optical device, a capacitance-line-driving circuit shifting voltage of a capacitance line to one voltage of two-value voltage, and the capacitance-line-driving circuit includes a unit control circuit provided correspondingly to the capacitance line at both end portions of the capacitance line, and the unit control circuit corresponding to one capacitance line includes, a latch circuit maintaining a logic level at one level for at least a period of the scanning line corresponding to the one capacitance line being selected, a switch provided between the capacitance line and a signal line supplying a capacitance signal in which the two-value voltage is switched over at a predetermined cycle, the switch being electrically connected when the logic level is one level and electrically disconnected when the logic level is the other level.

Claims (41)

1. A driving circuit of an electro-optical device, comprising:

a plurality of scanning lines;

a plurality of data lines;

capacitance lines provided correspondingly to the scanning lines respectively;

pixels provided respectively at intersections between the scanning lines and the data lines;

a scanning-line-driving circuit selecting the scanning line in a predetermined order;

a data-line-driving circuit supplying a data signal of voltage in accordance with gray scale of a pixel through the data line to the pixel corresponding to the selected scanning line; and

a capacitance-line-driving circuit shifting voltage of a capacitance line to one voltage of two-value voltage when corresponding scanning line is selected and to the other voltage of the two-value voltage after the selection period of the corresponding scanning line is terminated, wherein

each pixel includes,

a pixel switching element, one end of which is connected to the data line, and when the corresponding scanning line is selected, the one end and the other end is electrically connected,

a pixel capacitance, one end of which is connected to the other end of the pixel switching element, and the other end of which is connected to a common electrode, and

an auxiliary capacitance interposed between one end of the pixel capacitance and the capacitance line provided correspondingly to the scanning line, and

the capacitance-line-driving circuit includes a unit control circuit provided correspondingly to the capacitance line at both end portions of the capacitance line, and

wherein the unit control circuit includes:

a latch circuit holding a logic level at one level for at least a period of the scanning line corresponding to the one capacitance line being selected,

a switch provided between the capacitance line and a signal line supplying a capacitance signal in which the two-value voltage is switched over at a predetermined cycle, the switch being electrically connected when the logic level is one level and electrically disconnected when the logic level is the other level, wherein the capacitance signal has a first capacitance signal and a second capacitance signal,

voltage of the first capacitance signal is switched over at the time when none of the scanning line is selected in a cycle of selecting a polarity of the scanning lines by two rows at a time,

the second capacitance signal has a phase difference of 90 degrees from the first capacitance signal,

the switch of the unit control circuit of an odd-numbered row is interposed between the capacitance line and a signal line supplying the first capacitance signal, and

the switch of the unit control circuit of an even-numbered row is interposed between the capacitance line and a signal line supplying the second capacitance signal.

2. The driving circuit of an electro-optical device according to claim 1 , further comprising a holding circuit maintaining voltage of the capacitance line immediately before the switch being electrically disconnected.

3. An electro-optical device comprising:

a plurality of scanning lines;

a plurality of data lines;

capacitance lines provided correspondingly to the scanning lines respectively;

pixels provided respectively at intersections between the scanning lines and the data lines;

a scanning-line-driving circuit selecting the scanning line in a predetermined order;

a data-line-driving circuit supplying a data signal of voltage in accordance with gray scale of a pixel through the data line to the pixel corresponding to the selected scanning line; and

a capacitance-line-driving circuit shifting voltage of a capacitance line to one voltage of two-value voltage when one corresponding scanning line is selected and to the other voltage of the two-value voltage after the selection of the corresponding scanning line is terminated, wherein

each pixel includes,

a pixel switching element, one end of which is connected to the data line, and when the corresponding scanning line is selected, the one end and the other end is electrically connected,

a pixel capacitance, one end of which is connected to the other end of the pixel switching element, and the other end of which is connected to a common electrode, and

an auxiliary capacitance interposed between one end of the pixel capacitance and the capacitance line provided correspondingly to the scanning line, and

the capacitance-line-driving circuit includes a unit control circuit provided correspondingly to the capacitance line at both end portions of the capacitance line, and

the unit control circuit corresponding to one capacitance line includes,

a latch circuit maintaining a logic level at one level for at least a period of the scanning line corresponding to the one capacitance line being selected,

a switch provided between the capacitance line and a signal line supplying a capacitance signal in which the two-value voltage is switched over at a predetermined cycle, the switch being electrically connected when the logic level is one level and electrically disconnected when the logic level is the other level, wherein the capacitance signal has a first capacitance signal and a second capacitance signal,

voltage of the first capacitance signal is switched over at the time when none of the scanning line is selected in a cycle of selecting a polarity of the scanning lines by two rows at a time,

the second capacitance signal has a phase difference of 90 degrees from the first capacitance signal,

the switch of the unit control circuit of an odd-numbered row is interposed between the capacitance line and a signal line supplying the first capacitance signal, and

the switch of the unit control circuit of an even-numbered row is interposed between the capacitance line and a signal line supplying the second capacitance signal.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 11, 2025
From: JAPAN DISPLAY INC.
To: MAGNOLIA WHITE CORPORATION
Reel/Frame 072398/0001 →
MERGER AND CHANGE OF NAME Recorded Jul 24, 2025
From: JAPAN DISPLAY EAST INC.; JAPAN DISPLAY WEST INC.
To: JAPAN DISPLAY INC.
Reel/Frame 071935/0063 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 9, 2013
From: SONY CORPORATION
To: JAPAN DISPLAY WEST INC.
Reel/Frame 030182/0522 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2010
From: EPSON IMAGING DEVICES CORPORATION
To: SONY CORPORATION
Reel/Frame 024681/0944 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 7, 2009
From: FUJITA, SHIN
To: EPSON IMAGING DEVICES CORPORATION
Reel/Frame 023339/0172 →
Priority Claims (1)
JP 2008-268300 · Oct 17, 2008 · national
Continuity (1)
Related Publication 20100097369A1 · Apr 22, 2010