IP Library Granted Patent US 8,278,754
Granted Patent B2
US 8,278,754 · App. 12/582,849 · Granted Oct 2, 2012

Metal line in semiconductor device and method for forming the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,278,754
App. No.
12/582,849
Granted
Oct 2, 2012
Kind
B2
Abstract

A method includes forming a buffer lower metal line over a semiconductor substrate for absorbing an external impact, forming a pre-metal-dielectric layer which covers the buffer lower metal line, the pre-metal-dielectric layer having a via hole formed therein to expose a portion of the buffer lower metal line, forming a seed layer over a surface of the pre-metal-dielectric layer having the via hole formed therein, forming polyimide which exposes the via hole and the seed layer formed over the pre-metal-dielectric layer in the vicinity of the via hole, growing an upper metal line over the exposed seed layer, subjecting the semiconductor substrate having the upper metal line formed thereon to a thermal process, removing the polyimide by dry etching, and bonding a bonding portion onto the upper metal line.

Claims (16)

1. An apparatus comprising:

a buffer lower metal line formed over a semiconductor substrate for absorbing an external impact, wherein the buffer lower metal line has a thickness of approximately 1 μm to 2 μm ;

a pre-metal-dielectric layer which covers the buffer lower metal line, the pre-metal-dielectric layer having a via hole formed therein to expose a portion of the buffer lower metal line;

a seed layer formed over a surface of the pre-metal-dielectric layer in the via hole and in the vicinity of the via hole;

an upper metal line formed over the seed layer; and

a bonding portion bonded onto the upper metal line.

2. The apparatus of claim 1 , wherein the upper metal line includes:

a copper layer formed over the seed layer.

3. The apparatus of claim 2 , wherein the copper layer has a thickness of 10 μm˜20 μm.

4. The apparatus of claim 2 wherein the upper metal line includes:

a metal layer including at least one of Ni, Pd and Au formed over the copper layer.

5. The apparatus of claim 1 , including a metal barrier layer for preventing metal from diffusing between the pre-metal-dielectric layer and the seed layer.

6. The apparatus of claim 5 , wherein the metal barrier layer includes at least one of Ta, TaN, TiW, and TiN.

7. The apparatus of claim 1 , wherein the pre-metal-dielectric layer includes:

an oxide film; and

a nitride film formed over the oxide film.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 7, 2021
From: DB HITEK CO., LTD.
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 056607/0923 →
CHANGE OF NAME Recorded Nov 30, 2017
From: DONGBU HITEK CO., LTD.
To: DB HITEK CO., LTD.
Reel/Frame 044559/0819 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 21, 2009
From: KIM, MIN-SEOK
To: DONGBU HITEK CO., LTD.
Reel/Frame 023402/0116 →