IP Library Granted Patent US 9,159,679
Granted Patent B2
US 9,159,679 · App. 12/584,420 · Granted Oct 13, 2015

Semiconductor package with integrated passives and method for fabricating same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,159,679
App. No.
12/584,420
Granted
Oct 13, 2015
Kind
B2
Abstract

According to one disclosed embodiment, a semiconductor package for integrated passives and a semiconductor device comprises a high permeability structure formed over a surface of the semiconductor package and surrounding a contact body of the semiconductor package, the contact body being connected to an output of the semiconductor device. The contact body can be, for example, a solder bump. The high permeability structure causes a substantial increase in inductance of the contact body so as to form an increased inductance inductor coupled to the output of the semiconductor device. In one embodiment, the semiconductor package further comprises a blanket insulator formed over the high permeability structure, and a capacitor stack formed over the blanket insulator. In one embodiment, the semiconductor device comprises a group III-V power semiconductor device.

Claims (21)

1. A semiconductor package housing a semiconductor device, said semiconductor package comprising:

a contact body connected to an output of said semiconductor device in said semiconductor package;

said semiconductor package having a high permeability structure formed over a portion of a surface thereof, said high permeability structure situated over said semiconductor device and surrounding said contact body;

said semiconductor package having a blanket insulator formed over and surrounding said high permeability structure at said surface;

said high permeability structure causing a substantial increase in inductance of said contact body so as to form an increased induction inductor over said surface, coupled to said output of said semiconductor device.

2. The semiconductor package of claim 1 , wherein said contact body extends beyond a top surface of said high permeability structure.

3. The semiconductor package of claim 1 , wherein a capacitor stack is formed over said blanket insulator.

4. The semiconductor package of claim 3 , wherein said contact body extends beyond a top surface of said capacitor stack.

5. The semiconductor package of claim 3 , wherein said high permeability structure and said capacitor stack provide an output filter for said semiconductor device.

6. The semiconductor package of claim 1 , wherein said contact body is one of a solder bump, a solder ball, a contact bar, and a metal stud.

7. The semiconductor package of claim 1 , wherein said semiconductor device comprises a group III-V power semiconductor device.

8. The semiconductor package of claim 1 , wherein said semiconductor device comprises at least one gallium nitride (GaN) field-effect transistor (FET).

9. A semiconductor package housing a buck converter including a control transistor and a synch transistor, said semiconductor package comprising:

a contact body connected to a switch node of said buck converter housed in said semiconductor package;

said semiconductor package having a high permeability structure formed over a portion of a surface thereof, said high permeability structure situated over said buck converter and surrounding said contact body;

said semiconductor package having a blanket insulator formed over and surrounding said high permeability structure at said surface;

said high permeability structure causing a substantial increase in inductance of said contact body so as to form an increased induction inductor over said surface, coupled to said switch node of said buck converter.

10. The semiconductor package of claim 9 , wherein said control transistor and said synch transistor are gallium nitride (GaN) field-effect transistors (FETs).

11. The semiconductor package of claim 9 , wherein said high permeability structure is formed from a high permeability film selected from the group consisting of cobalt phosphide (CoP) and manganese zinc (MnZn).

12. The semiconductor package of claim 9 , wherein a capacitor stack is formed over said blanket insulator.

13. The semiconductor package of claim 12 , wherein said high permeability structure and said capacitor stack provide an output filter for said buck converter.

Assignments (2)
CHANGE OF NAME Recorded Jul 23, 2018
From: INTERNATIONAL RECTIFIER CORPORATION
To: INFINEON TECHNOLOGIES AMERICAS CORP.
Reel/Frame 046612/0968 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 22, 2010
From: BRIERE, MICHAEL A.
To: INTERNATIONAL RECTIFIER CORPORATION
Reel/Frame 023831/0621 →