Soft starting driver for piezoelectric device
A driver includes a boost converter, a pulse width modulator controlling the boost converter, and a timer controlling the pulse width modulator. The timer, such as a digital counter, causes the pulse width modulator to produce narrow pulses unless or until the end of a period is reached, at which point the pulse width modulator is not controlled by the timer.
1. In a driver including a boost converter and a pulse width modulator controlling the boost converter, the improvement comprising:
a timer coupled to the pulse width modulator, said timer causing the pulse width modulator to produce narrow pulses unless a predetermined period has expired.
2. The driver as set forth in claim 1 wherein the pulse width modulator is not controlled by the timer after the predetermined period has expired.
3. The driver as set forth in claim 1 wherein the predetermined period begins with a reset.
4. The driver as set forth in claim 1 wherein said timer includes a digital counter set to count a predetermined number of clock pulses.
5. The driver as set forth in claim 4 wherein the counter has a plurality of stages and the driver further includes logic circuitry coupled to at least some of the stages for defining said predetermined number.
6. In a driver including a boost converter and a pulse width modulator controlling the boost converter, the improvement comprising:
a timer coupled to the pulse width modulator, said timer including a digital counter set to count a predetermined number of clock pulses and said counter includes a plurality of stages;
logic circuitry coupled to at least some of the stages for defining said predetermined number;
wherein said logic circuitry includes a NAND gate coupled to said stages and having a first output coupled to said pulse width modulator; and
said timer causing the pulse width modulator to produce narrow pulses until a predetermined period has expired.
7. The driver as set forth in claim 6 wherein said logic circuitry further includes an AND gate having a first input coupled to a source of clock pulses, a second input coupled to said first output, and a gate output coupled to said counter for interrupting clock pulses after said predetermined period has expired.