IP Library Granted Patent US 8,245,106
Granted Patent B2
US 8,245,106 · App. 12/587,419 · Granted Aug 14, 2012

Method for error correction and error detection of binary data

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,245,106
App. No.
12/587,419
Granted
Aug 14, 2012
Kind
B2
Abstract

For algebraic single symbol error correction and detection, a method is proposed which achieves correcting single symbol errors at unknown positions within codewords, identifying cases where multiple symbols within a codeword are uncorrectably corrupted, and identifying cases where a single symbol within a codeword is uncorrectably corrupted. The method comprises the steps of calculating a syndrome of a received word, splitting the syndrome into two parts, checking 3 integer weight quantities calculated from the two syndrome parts, converting the syndrome into a vector of integer valued “orthogonal bit error weights” associated to the received bits, and toggling those bits of the received word, where the associated “orthogonal bit error weight” is in the upper half of its possible value range.

Claims (15)

1. A method for error correction and error detection of binary data that have been error correction encoded by an LDPC code the parity check matrix of which is equal to the result of the steps of:

generating a first intermediate matrix comprising two rows of square, identically sized, binary sub-matrices, where the first row comprises p identity matrices of size p·p, and the second row comprises p increasing powers of a cyclic shift matrix of size p·p;

generating from the first intermediate matrix a second intermediate matrix by removing m equidistant columns from each of the sub-matrices of the first intermediate matrix at column indices [r+2ri+i+q] modulo p, wherein i,m,p,q are integers, wherein i=0, . . . , m−1, wherein m,p,q,r are predefined such that p=m+2mr, and wherein column indices within the sub-matrices start with 0;

generating a third intermediate matrix from the second intermediate matrix by deleting is those matrix rows from the first row of sub-matrices of the second intermediate matrix H2 which contain only zeros;

prepending to the third intermediate matrix m−1 binary column vectors of height 2p−m having “1” elements in the middle rows of those row ranges where the 0-th power of the shift matrix juxtaposed to the 1st power of the shift matrix have row weight 2;

the binary data being organized in words, the words comprising symbols, the method having the steps of:

calculating, from a received word and the parity check matrix of the LDPC code, a binary syndrome vector;

splitting the syndrome vector into a first subvector and a second subvector;

calculating a first error weight from the first subvector, and calculating a second error weight and a third error weight from the second subvector;

converting the syndrome vector into an orthogonal bit error weight vector;

deriving, from the orthogonal bit error weight vector, a majority error vector via majority decision;

computing, from the majority error vector, a vector of symbol error weights associated to the symbols of the received word;

deriving, from the vector of symbol error weights, the number of potential symbol errors;

correcting those received words where the number of potential symbol errors was derived as 1, by bitwise XOR operation with the first subvector.

2. A method according to claim 1 , wherein the first subvector comprises p−m bits of the syndrome, and the second subvector comprises p bits, and wherein the third error weight is derived from the second subvector by counting its set bits except at elements 2rj+j.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE RECEIVING PARTY NAME FROM INTERDIGITAL CE PATENT HOLDINGS TO INTERDIGITAL CE PATENT HOLDINGS, SAS. PREVIOUSLY RECORDED AT REEL: 47332 FRAME: 511. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Feb 28, 2024
From: THOMSON LICENSING
To: INTERDIGITAL CE PATENT HOLDINGS, SAS
Reel/Frame 066703/0509 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 26, 2018
From: THOMSON LICENSING
To: INTERDIGITAL CE PATENT HOLDINGS
Reel/Frame 047332/0511 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 7, 2009
From: CHEN, XIAO-MING; THEIS, OLIVER; GEORGI, MARCO
To: THOMSON LICENSING
Reel/Frame 023398/0344 →