IP Library Patent Application 12605088
Patent Application
App. No. 12/605,088

BASEBAND UNIT HAVING BIT REPETITIVE ENCODED/DECODING

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
12/605,088
Abstract

A baseband unit includes an input/output interface and a processing module. The input/output interface module receives a data word of outbound data and outputs a plurality of outbound symbols. The processing module converts the data word into a bit repetitive data word; encodes the bit repetitive data word to produce an encoded data block; and converts the encoded data block into the plurality of outbound symbols.

Claims (90)

1 . A baseband unit comprises:

an input/output interface module operably coupled to:

receive data word of outbound data; and

output a plurality of outbound symbols; and

a processing module operably coupled to:

convert the data word into a bit repetitive data word;

encode the bit repetitive data word to produce an encoded data block; and

converting the encoded data block into the plurality of outbound symbols.

2 . The baseband unit of claim 1 , wherein the processing module converts the data word into a bit repetitive data word by:

scrambling the data word to produce a scrambled data word;

generating repeat bits from the scrambled data word; and

appending the repeat bits to the scrambled data word to produce the bit repetitive data word.

3 . The baseband unit of claim 2 , wherein the processing module generates the repeat bits by:

exclusive ORing bits of the scrambled data word with bits of a pseudo random sequence to produce the repeated bits.

4 . The baseband unit of claim 1 , wherein the processing module converts the data word into a bit repetitive data word by:

scrambling the data word to produce a scrambled data word;

determining whether the scrambled data word requires padding;

when the scrambled data word requires padding, padding the scrambled data word in accordance with one or more padding equations to produce a padded scrambled data word;

generating repeat bits from the padded scrambled data word; and

appending the repeat bits to the padded scrambled data word to produce the bit repetitive data word.

5 . The baseband unit of claim 1 , wherein the processing module converts the data word into a bit repetitive data word by:

generating repeat bits from the data word; and

scrambling the repeat bits and the data word to produce to produce the bit repetitive data word.

6 . The baseband unit of claim 1 , wherein the processing module converts the encoded data block into the plurality of outbound symbols by:

mapping bits of the encoded data block to a binary constellation or a quadrature constellation to produce a plurality of mapped symbols;

phase rotating each of the plurality of mapped symbols to produce a plurality of rotated symbols; and

filtering the plurality of rotated symbols to produce the plurality of outbound symbols.

7 . The baseband unit of claim 1 , wherein the processing module converts the encoded data block into the plurality of outbound symbols by:

mapping bits of the encoded data block to a binary constellation or a quadrature constellation to produce a plurality of mapped symbols;

phase rotating each of the plurality of mapped symbols to produce a plurality of rotated symbols;

filtering the plurality of rotated symbols to produce the plurality of filtered symbols; and

modulating the plurality of filtered symbols to produce the plurality of outbound symbols.

8 . The baseband unit of claim 1 , wherein the processing module converts the encoded data block into the plurality of outbound symbols by:

minimum shift keying bits of the encoded data block to produce the plurality of outbound symbols.

9 . A baseband unit comprises:

a processing module operably coupled to convert outbound data into a frame, wherein the frame includes a header field and a data field, wherein the data field includes a plurality of guard intervals and a plurality of data blocks, wherein a data block of the plurality of data blocks includes repeat bits and data bits; and

an output interface module operably coupled to output the frame.

10 . The baseband unit of claim 9 , wherein the processing module further functions to:

scramble a data word of the outbound data to produce a scrambled data word;

generating the repeat bits from the scrambled data word; and

appending the repeat bits to the scrambled data word to produce the data block, wherein the data bits correspond to the scrambled data word.

11 . The baseband unit of claim 10 , wherein the processing module generates the repeat bits by:

exclusive ORing bits of the scrambled data word with bits of a pseudo random sequence to produce the repeated bits.

12 . The baseband unit of claim 9 , wherein the processing module further functions to:

scramble a data word of the outbound data to produce a scrambled data word;

determine whether the scrambled data word requires padding;

when the scrambled data word requires padding, pad the scrambled data word in accordance with one or more padding equations to produce a padded scrambled data word;

generate the repeat bits from the padded scrambled data word; and

append the repeat bits to the padded scrambled data word to produce the data block, wherein the data bits correspond to the padded scrambled data word.

13 . The baseband unit of claim 9 , wherein the processing module further functions to:

generate the repeat bits from a data word of the outbound data; and

scramble the repeat bits and the data word to produce to produce the data block.

14 . A baseband unit comprises:

an input/output interface module operably coupled to:

receive a plurality of inbound symbols; and

output a data word of inbound data; and

a processing module operably coupled to:

converting the plurality of inbound symbols into an encoded bit repetitive data word;

decode the encoded bit repetitive data word to produce a bit repetitive data word; and

convert the bit repetitive data word into the data word.

15 . The baseband unit of claim 14 , wherein the processing module converts the bit repetitive data word into the data word by:

bit repetition decoding the bit repetitive data word to produce a scrambled data word; and

de-scrambling the scrambled data word to produce the data word.

16 . The baseband unit of claim 15 , wherein the processing module bit repetition decodes the bit repetitive data word by:

exclusive ORing bits of the bit repetitive data word with bits of a pseudo random sequence to produce the scrambled data word.

17 . The baseband unit of claim 15 , wherein the processing module bit repetition decodes the bit repetitive data word by:

exclusive ORing bits of the bit repetitive data word with bits of a pseudo random sequence to produce a padded and scrambled data word; and

de-padding the padded and scrambled data word to produce the scrambled data word.

18 . The baseband unit of claim 14 , wherein the processing module converts the plurality of inbound symbols into an encoded bit repetitive data word by:

filtering the plurality of inbound symbols to produce a plurality of filtered inbound symbols;

de-phase rotating each of the plurality of filtered inbound symbols to produce a plurality of mapped symbols; and

de-mapping, in accordance with a binary constellation or a quadrature constellation, the plurality of mapped symbols to produce the encoded bit repetitive data word.

19 . The baseband unit of claim 14 , wherein the processing module converts the plurality of inbound symbols into an encoded bit repetitive data word by:

demodulating the plurality of inbound symbols to produce a plurality of demodulated inbound symbols;

filtering the plurality of demodulated inbound symbols to produce a plurality of filtered inbound symbols;

de-phase rotating each of the plurality of filtered inbound symbols to produce a plurality of mapped symbols; and

de-mapping, in accordance with a binary constellation or a quadrature constellation, the plurality of mapped symbols to produce the encoded bit repetitive data word.

20 . The baseband unit of claim 14 , wherein the processing module converts the plurality of inbound symbols into an encoded bit repetitive data word by:

minimum shift de-keying the plurality of inbound symbols to produce bits of the encoded bit repetitive data word.

21 . A baseband unit comprises:

a processing module operably coupled to convert a frame into inbound data, wherein the frame includes a header field and a data field, wherein the data field includes a plurality of guard intervals and a plurality of data blocks, wherein a data block of the plurality of data blocks includes repeat bits and data bits of the inbound data; and

an output interface module operably coupled to output the data bits of the inbound data.

22 . The baseband unit of claim 21 , wherein the processing module further functions to:

bit repetition decoding a bit repetitive data word of the data block to produce a scrambled data word; and

de-scrambling the scrambled data word to produce the data word.

23 . The baseband unit of claim 22 , wherein the processing module bit repetition decodes the bit repetitive data word by:

exclusive ORing bits of the bit repetitive data word with bits of a pseudo random sequence to produce the scrambled data word.

24 . The baseband unit of claim 22 , wherein the processing module bit repetition decodes the bit repetitive data word by:

exclusive ORing bits of the bit repetitive data word with bits of a pseudo random sequence to produce a padded and scrambled data word; and

de-padding the padded and scrambled data word to produce the scrambled data word.

Assignments (4)
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 26, 2009
From: TRACHEWSKY, JASON A.; HANSEN, CHRISTOPHER J.; BLANKSBY, ANDREW J.; MESE, MURAT; SHEN, BA-ZHONG
To: BROADCOM CORPORATION, A CALIFORNIA CORPORATION
Reel/Frame 023424/0376 →