IP Library Granted Patent US 8,335,969
Granted Patent B2
US 8,335,969 · App. 12/612,865 · Granted Dec 18, 2012

Error resilience methods for multi-protocol encapsulation forward error correction implementations

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,335,969
App. No.
12/612,865
Granted
Dec 18, 2012
Kind
B2
Abstract

Systems, devices, and methods for error detection and correction in digital communication are disclosed. One such method comprises: storing data received in TS packets into an MPE-FEC frame buffer of a receiver according to locations indicated by an MPE-FEC frame buffer write pointer; and storing reliability information regarding said data separately therefrom, said reliability information including addresses of one or more locations in said MPE-FEC frame buffer to be marked for erasure. One such device is a receiver comprising an MPE-FEC frame buffer and an FEC decoder. The FEC decoder is configured to store data received in TS packets into the MPE-FEC buffer according to locations indicated by an MPE-FEC frame buffer write pointer. The FEC decoder is further configured to store reliability information regarding the data separately therefrom, the reliability information including addresses of one or more locations in the MPE-FEC frame buffer to be marked for erasure.

Claims (14)

1. A method, comprising:

storing data received in Transport Stream (TS) packets into a Multi-Protocol Encapsulation-Forward Error Correction (MPE-FEC) frame buffer of a receiver according to locations indicated by an MPE-FEC frame buffer write pointer; and

storing reliability information regarding said data separately therefrom, said reliability information including addresses of one or more locations in said MPE-FEC frame buffer to be marked for erasure.

2. The method of claim 1 , wherein the reliability information comprises a starting address of a block of the data to be marked for erasure and an erasure flag.

3. The method of claim 2 , wherein only non-erroneous data from the TS packets is stored into the MPE-FEC frame buffer, and further comprising moving the non-erroneous data corresponding to an MPE section to corresponding address locations within the MPE-FEC frame buffer so as to leave appropriate positions within the MPE-FEC frame buffer available for corrected data.

4. The method of claim 3 , further comprising correcting data bytes stored at locations of the MPE-FEC frame buffer marked for erasure according to the reliability information using Reed-Solomon parity data stored in the MPE-FEC frame buffer.

5. The method of claim 4 , further comprising writing back to the MPE-FEC frame buffer, at the locations marked for erasure according to the reliability information, the data bytes corrected using the Reed-Solomon parity data.

6. A receiver, comprising:

a Multi-Protocol Encapsulation-Forward Error Correction (MPE-FEC) frame buffer; and

an FEC decoder configured to store data received in Transport Stream (TS) packets into the MPE-FEC buffer according to locations indicated by an MPE-FEC frame buffer write pointer, and further configured to store reliability information regarding the data separately therefrom, the reliability information including addresses of one or more locations in the MPE-FEC frame buffer to be marked for erasure.

7. The receiver of claim 6 , wherein the reliability information comprises a starting address of a block of the data to be marked for erasure and an erasure flag.

8. The receiver of claim 7 , further comprising writing back to the MPE-FEC frame buffer, at the locations marked for erasure according to the reliability information, the data bytes corrected using the Reed-Solomon parity data.

9. The receiver of claim 6 , wherein only non-erroneous data from the TS packets is stored into the MPE-FEC frame buffer, and wherein the FEC decoder is further configured to move the non-erroneous data corresponding to an MPE section to corresponding address locations within the MPE-FEC frame buffer so as to leave appropriate positions within the MPE-FEC frame buffer available for corrected data.

10. The receiver of claim 6 , wherein the FEC decoder is further configured to correct data bytes stored at locations of the MPE-FEC frame buffer marked for erasure according to the reliability information using Reed-Solomon parity data stored in the MPE-FEC frame buffer.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 14, 2024
From: CSR TECHNOLOGY INC.
To: QUALCOMM INCORPORATED
Reel/Frame 069221/0001 →
CHANGE OF NAME Recorded Dec 22, 2011
From: SIRF TECHNOLOGY, INC.
To: CSR TECHNOLOGY INC.
Reel/Frame 027437/0324 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 9, 2009
From: GUBBI, RAJUGOPAL; VALMIKI, RAMANUJAN
To: SIRF TECHNOLOGY, INC.
Reel/Frame 023485/0816 →