IP Library Granted Patent US 8,176,380
Granted Patent B2
US 8,176,380 · App. 12/614,124 · Granted May 8, 2012

Algebraic construction of LDPC (low density parity check) codes with corresponding parity check matrix having CSI (cyclic shifted identity) sub-matrices

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,176,380
App. No.
12/614,124
Granted
May 8, 2012
Kind
B2
Abstract

Algebraic method to construct LDPC (Low Density Parity Check) codes with parity check matrix having CSI (Cyclic Shifted Identity) sub-matrices. A novel approach is presented by which identity sub-matrices undergo cyclic shifting, thereby generating CSI sub-matrices that are arranged forming a parity check matrix of an LDPC code. The parity check matrix of the LDPC code may correspond to a regular LDPC code, or the parity check matrix of the LDPC code may undergo further modification to transform it to that of an irregular LDPC code. The parity check matrix of the LDPC code may be partitioned into 2 sub-matrices such that one of these 2 sub-matrices is transformed to be a block dual diagonal matrix; the other of these 2 sub-matrices may be modified using a variety of means, including the density evolution approach, to ensure the desired bit and check degrees of the irregular LDPC code.

Claims (83)

1. An apparatus, comprising:

an input that receives an LDPC (Low Density Parity Check) coded signal; and

an LDPC decoder that employs an LDPC matrix to decode the LDPC coded signal to make an estimate of an information bit encoded therein; and wherein:

the LDPC matrix, composed of a plurality of sub-matrices each having a common size, is partitioned into a left hand side matrix and a right hand side matrix;

each sub-matrix within the right hand side matrix is an all zero-valued sub-matrix except those sub-matrices identified below in (a), (b), and (c):

(a) each sub-matrix located on a diagonal of the right hand side matrix is a CSI (Cyclic Shifted Identity) sub-matrix;

(b) in every row between a first row and a second to bottom row, which is above and adjacent to a bottom row, of the right hand side matrix, inclusive, each sub-matrix located on a right hand side of and adjacent to a sub-matrix located on the diagonal of the right hand side matrix is also a CSI sub-matrix; and

(c) a plurality of sub-matrices located within a left hand column of the right hand side matrix.

2. The apparatus of claim 1 , wherein:

each sub-matrix located on the diagonal of the right hand side matrix, except for one sub-matrix located in the first row and the left hand column of the right hand side matrix, is an identify sub-matrix; and

the one sub-matrix located in the first row and the left hand column of the right hand side matrix is a CSI sub-matrix having a cyclic shift value of one.

3. The apparatus of claim 1 , wherein:

three sub-matrices located within the left hand column of the right hand side matrix include non-zero elements.

4. The apparatus of claim 3 , wherein:

one of the three sub-matrices located within the left hand column of the right hand side matrix is an identity sub-matrix; and

two of the three sub-matrices located within the left hand column of the right hand side matrix are CSI sub-matrices each having a cyclic shift value of one.

5. The apparatus of claim 3 , wherein:

the two of the three sub-matrices located within the left hand column of the right hand side matrix that are CSI sub-matrices each having a cyclic shift value of one are located at a top row and a bottom row, respectively, of the left hand column of the right hand side matrix.

6. The apparatus of claim 3 , wherein:

the left hand column of the right hand side matrix includes N sub-matrices, where N is an even-valued integer

a top row of the left hand column of the right hand side matrix is a first row;

a bottom row of the left hand column of the right hand side matrix is an N th row; and

the one of the three sub-matrices located within the left hand column of the right hand side matrix that is an identity sub-matrix is located within an ((N/2)+1) th row.

7. The apparatus of claim 1 , wherein:

each sub-matrix of the left hand side matrix is either an all zero-valued sub-matrix or a CSI sub-matrix.

8. The apparatus of claim 1 , wherein:

one of the plurality of sub-matrices in the left hand side matrix is an identity sub-matrix or a CSI sub-matrix having undergone a cyclic shift of 0.

9. The apparatus of claim 1 , wherein:

each of the plurality of sub-matrices is a square sub-matrix.

10. The apparatus of claim 1 , wherein:

the right hand side matrix is a square matrix.

11. The apparatus of claim 1 , wherein:

the LDPC matrix includes 4 sub-matrix rows;

the right hand side matrix is a square matrix including 4 sub-matrix columns; and

a code rate of the LDPC coded signal is 5/6.

12. The apparatus of claim 1 , wherein:

the apparatus is a communication device; and

the communication device is implemented within at least one of a satellite communication system, a wireless communication system, a wired communication system, and a fiber-optic communication system.

13. An apparatus, comprising:

an input that receives an LDPC (Low Density Parity Check) coded signal; and

an LDPC decoder that employs an LDPC matrix to decode the LDPC coded signal to make an estimate of an information bit encoded therein; and wherein:

the LDPC matrix, composed of a plurality of sub-matrices each having a common size, is partitioned into a left hand side matrix and a right hand side matrix;

each sub-matrix within the right hand side matrix is an all zero-valued sub-matrix except those sub-matrices identified below in (a), (b), and (c):

(a) each sub-matrix located on a diagonal of the right hand side matrix is a CSI (Cyclic Shifted Identity) sub-matrix;

(b) in every row between a first row and a second to bottom row, which is above and adjacent to a bottom row, of the right hand side matrix, inclusive, each sub-matrix located on a right hand side of and adjacent to a sub-matrix located on the diagonal of the right hand side matrix is also a CSI sub-matrix; and

(c) a plurality of sub-matrices located within a left hand column of the right hand side matrix; and

a sub-matrix located in the first row and the left hand column of the right hand side matrix is a CSI sub-matrix having a cyclic shift value of one; and

three sub-matrices located within the left hand column of the right hand side matrix include non-zero elements.

14. The apparatus of claim 13 , wherein:

each sub-matrix of the left hand side matrix is either an all zero-valued sub-matrix or a CSI sub-matrix.

15. The apparatus of claim 13 , wherein:

one of the plurality of sub-matrices in the left hand side matrix is an identity sub-matrix or a CSI sub-matrix having undergone a cyclic shift of 0.

16. The apparatus of claim 13 , wherein:

two of the three sub-matrices located within the left hand column of the right hand side matrix are CSI sub-matrices each having a cyclic shift value of one;

the left hand column of the right hand side matrix includes N sub-matrices, where N is an even-valued integer;

a top row of the left hand column of the right hand side matrix is a first row;

a bottom row of the left hand column of the right hand side matrix is an N th row; and

one of the three sub-matrices located within the left hand column of the right hand side matrix is an identity sub-matrix and is located within an ((N/2)+1) th row.

17. The apparatus of claim 13 , wherein:

the apparatus is a communication device; and

the communication device is implemented within at least one of a satellite communication system, a wireless communication system, a wired communication system, and a fiber-optic communication system.

18. An apparatus, comprising:

an input that receives an LDPC (Low Density Parity Check) coded signal; and

an LDPC decoder that employs an LDPC matrix to decode the LDPC coded signal to make an estimate of an information bit encoded therein; and wherein:

the LDPC matrix, composed of a plurality of sub-matrices each having a common size, is partitioned into a left hand side matrix and a right hand side matrix;

each sub-matrix within the right hand side matrix is an all zero-valued sub-matrix except those sub-matrices identified below in (a), (b), and (c):

(a) each sub-matrix located on a diagonal of the right hand side matrix is a CSI (Cyclic Shifted Identity) sub-matrix;

(b) in every row between a first row and a second to bottom row, which is above and adjacent to a bottom row, of the right hand side matrix, inclusive, each sub-matrix located on a right hand side of and adjacent to a sub-matrix located on the diagonal of the right hand side matrix is also a CSI sub-matrix; and

(c) a plurality of sub-matrices located within a left hand column of the right hand side matrix;

three sub-matrices located within the left hand column of the right hand side matrix include non-zero elements;

one of the three sub-matrices located within the left hand column of the right hand side matrix is an identity sub-matrix;

two of the three sub-matrices located within the left hand column of the right hand side matrix are CSI sub-matrices each having a cyclic shift value of one;

the left hand column of the right hand side matrix includes N sub-matrices, where N is an even-valued integer;

a top row of the left hand column of the right hand side matrix is a first row;

a bottom row of the left hand column of the right hand side matrix is an N th row; and

the one of the three sub-matrices located within the left hand column of the right hand side matrix that is an identity sub-matrix is located within an ((N/2)+1) th row.

19. The apparatus of claim 18 , wherein:

the LDPC matrix includes 4 sub-matrix rows;

the right hand side matrix is a square matrix including 4 sub-matrix columns; and

a code rate of the LDPC coded signal is 5/6.

20. The apparatus of claim 18 , wherein:

the apparatus is a communication device; and

the communication device is implemented within at least one of a satellite communication system, a wireless communication system, a wired communication system, and a fiber-optic communication system.

Assignments (5)
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER TO 09/05/2018 PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0133. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047630/0456 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047230/0133 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →