IP Library Granted Patent US 8,637,332
Granted Patent B2
US 8,637,332 · App. 12/617,126 · Granted Jan 28, 2014

Micro-reflectors on a substrate for high-density LED array

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,637,332
App. No.
12/617,126
Granted
Jan 28, 2014
Kind
B2
Abstract

The present invention provides an optical array module that includes a plurality of semiconductor devices mounted on a thermal substrate formed with a plurality of openings that function as micro-reflectors, wherein each micro-reflector includes a layer of reflective material to reflect light. Such material preferably is conductive so as to provide electrical connection for its associated semiconductor device.

Claims (22)

1. A method for an optical array module, comprising:

providing a substrate,

forming a plurality of openings in the substrate,

providing a 1-10 micron layer of conductive, reflective material in each opening, and

mounting a semiconductor device that emits highly divergent light in a hemispherical radiation pattern within each opening wherein the layer of conductive, reflective material in each opening reflects light from its associated semiconductor device, and wherein the conductive, reflective material electrically connects the semiconductor device to a power source.

2. The method of claim 1 , wherein the openings in the substrate are formed by an anisotropic crystallographic etching process.

3. The method of claim 2 , wherein the anisotropic crystallographic etching process is performed along a 1-0-0 crystalline silicon axis.

4. The method of claim 2 , wherein each micro-reflector is formed in a truncated pyramidal shape.

5. The method of claim 1 , wherein the openings in the substrate are formed by a machining process.

6. The method of claim 5 , wherein the openings have a parabolic shape.

7. The method of claim 1 , wherein the openings are formed in an array having a center-to-center spacing of about 800 microns (0.032 in.).

8. The method of claim 1 , wherein the substrate is formed from one of silicon, SiC, diamond, AlN, Al203, or BeO.

9. The method of claim 1 , wherein each semiconductor device has a height and each opening has a depth, the height of each semiconductor device being substantially equal to the depth of each opening.

10. The method of claim 1 , further comprising depositing a dielectric layer and a titanium metal adhesion layer in that order on the substrate prior to depositing the conductive, reflective layer.

11. The method of claim 1 , further comprising depositing a nickel metal barrier layer on the substrate prior to depositing the conductive, reflective layer.

12. The method of claim 1 , wherein mounting the semiconductor device comprises eutectic bonding the semiconductor device.

13. A method for an LED micro-reflector array, comprising:

forming a plurality of recesses in a substrate;

providing a dielectric layer, a metal adhesion layer, and a barrier metal layer, in that order, on the substrate;

providing an electrically conductive and optically reflective layer on the barrier metal layer; and

mounting a semiconductor device that emits highly divergent light in a hemispherical radiation pattern within each recess wherein the electrically conductive and optically reflective layer in each recess reflects light from the corresponding semiconductor device, and wherein the electrically conductive and optically reflective layer electrically connects the semiconductor device to a power source.

14. The method of claim 13 , wherein a thickness of the electrically conductive and optically reflective layer is 1 micron or more and 10 microns or less.

Assignments (5)
MERGER Recorded Apr 18, 2024
From: PHOSEON TECHNOLOGY, INC.
To: EXCELITAS TECHNOLOGIES CORP.
Reel/Frame 067162/0245 →
RELEASE OF SECURITY INTEREST Recorded Feb 8, 2023
From: SILICON VALLEY BANK
To: PHOSEON TECHNOLOGY, INC.
Reel/Frame 062687/0618 →
SECURITY INTEREST Recorded Jan 13, 2017
From: PHOSEON TECHNOLOGY, INC.
To: SILICON VALLEY BANK
Reel/Frame 041365/0727 →
SECURITY INTEREST Recorded Apr 10, 2014
From: PHOSEON TECHNOLOGY, INC.
To: SILICON VALLEY BANK
Reel/Frame 032650/0958 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 23, 2012
From: OWEN, MARK D.; ANDERSON, DUWAYNE R.; MCNEIL, THOMAS R.; SCHREINER, ALEXANDER F.
To: PHOSEON TECHNOLOGY, INC.
Reel/Frame 029177/0715 →