IP Library Granted Patent US 8,228,456
Granted Patent B2
US 8,228,456 · App. 12/619,245 · Granted Jul 24, 2012

Liquid crystal display and driving method thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,228,456
App. No.
12/619,245
Granted
Jul 24, 2012
Kind
B2
Abstract

A liquid crystal display includes; a first substrate, a gate line disposed on the first substrate, a first data line disposed substantially perpendicularly to the gate line on the first substrate, and which insulates and the gate line, a first thin film transistor connected to the gate line and the first data line, a first pixel electrode connected to the first thin film transistor, a liquid crystal capacitor including the first pixel electrode and a second pixel electrode as two terminals thereof, and a liquid crystal layer disposed between the first pixel electrode and the second pixel electrode, and a short transistor having a control terminal connected to a previous gate line, and which is controlled to short the first pixel electrode to a voltage approaching a voltage of the second pixel electrode.

Claims (37)

1. A liquid crystal display comprising:

a first substrate;

a gate line disposed on the first substrate;

a first data line disposed substantially perpendicularly to the gate line on the first substrate, and which insulates the gate line;

a first thin film transistor connected to the gate line and the first data line;

a first pixel electrode connected to the first thin film transistor;

a liquid crystal capacitor including the first pixel electrode and a second pixel electrode as two terminals thereof, and a liquid crystal layer disposed between the first pixel electrode and the second pixel electrode; and

a short transistor having a control terminal connected to a previous gate line, and which is controlled to short the first pixel electrode to a voltage approaching a voltage of the second pixel electrode.

2. The liquid crystal display of claim 1 , wherein an input terminal and an output terminal of the short transistor are respectively connected to the first pixel electrode and the second pixel electrode.

3. The liquid crystal display of claim 2 , further comprising:

a second data line disposed substantially parallel to the first data line; and

a second thin film transistor including a control terminal connected to the gate line, an input terminal connected to the second data line, and an output terminal connected to the second pixel electrode.

4. The liquid crystal display of claim 3 , wherein the first pixel electrode includes a plurality of first linear electrodes disposed substantially parallel to the data line, a first stem which connects the linear electrodes, a first extension which connects the first linear electrodes and the first stem to the first thin film transistor, and a first short portion which connects the first linear electrode and the first stem to the short transistor, and

the second pixel electrode includes a plurality of second linear electrodes disposed substantially parallel to the data line, a second stem which connects the linear electrodes, a second extension which connects the second linear electrode and the second stem to the second thin film transistor, and a second short portion which connects the second linear electrode and the second stem to the short transistor.

5. The liquid crystal display of claim 4 , wherein the liquid crystal display further comprises:

a first pixel including the first thin film transistor and the second thin film transistor; and

a second pixel disposed adjacent to the first pixel and comprising:

a third thin film transistor disposed substantially opposite to the first thin film transistor with respect to the second thin film transistor, and connected to the second data line;

a fourth thin film transistor disposed adjacent to the third thin film transistor; and

a second short transistor which is controlled to short the third pixel electrode.

6. The liquid crystal display of claim 5 , wherein a timing with which the first thin film transistor and the second thin film transistor of the first pixel are turned on is different from a timing with which the third thin film transistor and the fourth thin film transistor of the second pixel are turned on, and

the first thin film transistor and the second thin film transistor of the first pixel are turned on when the second short transistor of the second pixel is turned on, and the third thin film transistor and the fourth thin film transistor of the second pixel are turned on when the short transistor of the first pixel is turned on.

7. The liquid crystal display of claim 2 , further comprising:

a swing signal line which swings between two voltage levels with a period of one frame, and

wherein the second pixel electrode is connected to the swing signal line.

8. The liquid crystal display of claim 7 , wherein the two voltage levels are about 0V and a voltage level of an Avdd voltage.

9. The liquid crystal display of claim 2 , further comprising:

a voltage signal line applied with a constant voltage,

wherein the second pixel electrode is connected to the voltage signal line.

10. The liquid crystal display of claim 1 , wherein an input terminal and an output terminal of the short transistor are connected to the first pixel electrode and a voltage signal line which is applied with a constant voltage.

11. The liquid crystal display of claim 10 , further comprising:

a storage capacitor which includes the first pixel electrode and the voltage signal line as two terminals thereof.

12. The liquid crystal display of claim 10 , further comprising:

a swing signal line which swings between two voltage levels with a period of one frame,

wherein the second pixel electrode is connected to the swing signal line.

13. The liquid crystal display of claim 12 , further comprising:

a second thin film transistor including a control terminal connected to the gate line, and an input terminal and output terminal respectively connected to the swing signal line and the second pixel electrode.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 4, 2026
From: TCL CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.
To: LONESTAR CRYSTAL DISPLAY LLC
Reel/Frame 074944/0730 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 21, 2022
From: SAMSUNG DISPLAY CO., LTD.
To: TCL CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.
Reel/Frame 060778/0543 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 11, 2012
From: SAMSUNG ELECTRONICS CO., LTD.
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 029151/0055 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 19, 2009
From: KIM, SUNG-WOON; KIM, HEE-SEOP; KIM, HYANG-YUL; JANG, JOO-NYUNG; WOO, HWA-SUNG; SHIN, CHEOL; SHIN, DONG-CHUL
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 023544/0372 →