IP Library Granted Patent US 8,122,332
Granted Patent B2
US 8,122,332 · App. 12/621,879 · Granted Feb 21, 2012

Method and apparatus for error compensation

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,122,332
App. No.
12/621,879
Granted
Feb 21, 2012
Kind
B2
Abstract

Various approaches to recover data are described. An one example, an encoded data stream is processed in a first channel decoder producing a channel decoder output. The channel decoder output and the encoded data stream are processed in an error compensation unit to compensate the channel decoder output for low frequency noise and produce an error compensated data stream. The error compensated data stream is processed in a second channel decoder to produce a recovered data stream, wherein the recovered data stream has a reduction in the number of errors as compared to the encoded data stream. Systems to iteratively recover data from an encoded data stream are also described.

Claims (58)

1. An apparatus to iteratively recover data comprising:

a first error detection and compensation stage to process an encoded data stream and produce a soft output improved reliability estimate and a first delayed error compensated data stream;

a second error detection and compensation stage to process the soft output improved reliability estimate and the first delayed error compensated data stream to produce a second soft output improved reliability estimate and a second delayed error compensated data stream; and

a channel detector to process the second soft output improved reliability estimate and the second delayed error compensated data stream to produce a recovered data stream, wherein the recovered data stream has been compensated for low frequency noise and has a reduction in the number of errors as compared with the encoded data stream.

2. The apparatus of claim 1 , wherein the first error detection and compensation stage comprises:

a first viterbi decoder to process the encoded data stream and produce a first soft output and a first hard output;

a first error compensation unit to process the first hard output and the encoded data stream to produce a first error compensated data stream;

a first delay unit to receive the first error compensated data stream and produce the first delayed error compensated data stream; and

a first row decoder to process the first soft output and produce the soft output improved reliability estimate.

3. The apparatus of claim 2 , wherein the second error detection and compensation stage comprises:

a second viterbi decoder to process the soft output improved reliability estimate and the delayed error compensated data stream to produce a second soft output and a second hard output;

a second delay unit to receive the soft output improved reliability estimate and to produce a delayed soft output improved reliability estimate;

a subtractor to subtract the delayed soft output improved reliability estimate from the second soft output and produce a refined improved reliability estimate;

a second error compensation unit to process the second hard output and the first delayed error compensated data stream and produce a second error compensated data stream;

a third delay unit to receive the second error compensated data stream and produce the second delayed error compensated data stream; and

a second row decoder to receive the refined improved reliability estimate and produce the second soft output improved reliability estimate.

4. The apparatus of claim 3 , wherein the second error compensation unit comprises:

a partial response (PR) convolution unit to process the second hard output and produce a PR convolution output; a first subtractor to subtract the PR convolution output from the first delayed error compensated data stream to produce a first subtraction result;

a data stream filter to filter the first subtraction result to produce a filter output; and

a second subtractor to subtract the filter output from a second delayed encoded data stream to produce the second error compensated data stream.

5. The apparatus of claim 2 , wherein the first error compensation unit comprises:

a partial response (PR) convolution unit to process the first hard output and produce a PR convolution output;

a first subtractor to subtract the PR convolution output from a first delayed encoded data stream to produce a first subtraction result;

a data stream filter to filter the first subtraction result to produce a filter output; and

a second subtractor to subtract the filter output from a second delayed encoded data stream to produce the first error compensated data stream.

6. The apparatus of claim 1 , wherein the encoded data stream is a data stream encoded with an interleaved multiple single-parity row encoding technique.

7. A method for iteratively recovering data comprising:

generating, from an encoded data stream, a soft output improved reliability estimate and a first delayed error compensated data stream;

processing the soft output improved reliability estimate and the first delayed error compensated data stream into a second soft output improved reliability estimate and a second delayed error compensated data stream; and

producing, by a channel detector, a recovered data stream from the second soft output improved reliability estimate and the second delayed error compensated data stream, wherein the producing step includes compensating in the recovered data stream for low frequency noise and reducing a number of errors as compared with the encoded data stream.

8. The method of claim 7 , wherein the generating step comprises:

processing, with a first viterbi decoder, the encoded data stream into a first soft output and a first hard output;

processing the first hard output and the encoded data stream into a first error compensated data stream;

producing the first delayed error compensated data stream; and

processing, with a first row decoder, the first soft output into the soft output improved reliability estimate.

9. The method of claim 7 , wherein the processing step comprises:

processing, with a second viterbi decoder, the soft output improved reliability estimate and the delayed error compensated data stream into a second soft output and a second hard output;

producing a delayed soft output improved reliability estimate from the soft output improved reliability estimate;

subtracting the delayed soft output improved reliability estimate from the second soft output, producing a refined improved reliability estimate;

processing the second hard output and the first delayed error compensated data stream into a second error compensated data stream;

producing a second delayed error compensated data stream from the second error compensated data stream; and

producing, with a second row decoder, the second soft output improved reliability estimate from the refined improved reliability estimate.

10. A machine-readable storage medium, having encoded thereon program code, wherein, when the program code is executed by a machine, the machine implements a method for iteratively recovering data, comprising the steps of:

generating, from an encoded data stream, a soft output improved reliability estimate and a first delayed error compensated data stream;

processing the soft output improved reliability estimate and the first delayed error compensated data stream into a second soft output improved reliability estimate and a second delayed error compensated data stream; and

producing, by channel detection, a recovered data stream from the second soft output improved reliability estimate and the second delayed error compensated data stream, wherein the producing step includes compensating in the recovered data stream for low frequency noise and reducing a number of errors as compared with the encoded data stream.

11. The machine-readable storage medium claim 10 , wherein the generating step comprises:

processing, with a first viterbi decoder, the encoded data stream into a first soft output and a first hard output;

processing the first hard output and the encoded data stream into a first error compensated data stream;

producing the first delayed error compensated data stream; and

processing, with a first row decoder, the first soft output into the soft output improved reliability estimate.

12. The machine-readable storage medium of claim 10 , wherein the processing step comprises:

processing, with a second viterbi decoder, the soft output improved reliability estimate and the delayed error compensated data stream into a second soft output and a second hard output;

producing a delayed soft output improved reliability estimate from the soft output improved reliability estimate;

subtracting the delayed soft output improved reliability estimate from the second soft output, producing a refined improved reliability estimate;

processing the second hard output and the first delayed error compensated data stream into a second error compensated data stream;

producing a second delayed error compensated data stream from the second error compensated data stream; and

producing, with a second row decoder, the second soft output improved reliability estimate from the refined improved reliability estimate.

Assignments (11)
MERGER Recorded Mar 3, 2023
From: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED; BROADCOM INTERNATIONAL PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 062952/0850 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 14, 2020
From: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
To: BROADCOM INTERNATIONAL PTE. LTD.
Reel/Frame 053771/0901 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER TO 09/05/2018 PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0133. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047630/0456 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047230/0133 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LSI CORPORATION; AGERE SYSTEMS LLC
Reel/Frame 037684/0039 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2015
From: AGERE SYSTEMS LLC
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 035365/0634 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: LSI CORPORATION; AGERE SYSTEMS LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032856/0031 →
RE-RECORD TO CORRECT THE ASSIGNOR NAME PREVIOUSLY RECORDED AT 023547/0521 Recorded Jan 5, 2010
From: SONG, HONGWELL; SUN, LINGYAN
To: AGERE SYSTEMS INC.
Reel/Frame 023742/0434 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 20, 2009
From: SONG, HONGWEI; SUN, LINHYAN
To: AGERE SYSTEMS INC.
Reel/Frame 023547/0521 →