IP Library Granted Patent US 9,024,850
Granted Patent B2
US 9,024,850 · App. 12/625,298 · Granted May 5, 2015

Liquid crystal display

Inventors: Bong-Jun Lee (Seoul, KR); Jong-Hwan Lee (Anyang-si, KR)
Assignee: Samsung Display Co., Ltd.
G02F1/136286G09G3/3614G09G3/3648G09G2300/0426G09G2310/0205
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,024,850
App. No.
12/625,298
Granted
May 5, 2015
Kind
B2
Abstract

A liquid crystal display is provided. The liquid crystal display includes a pixel array having a plurality of pixels in a matrix on a substrate. First and second pixels are adjacent to each other along a first direction. The first and second pixels each include first and second switching elements. A first common gate line extends in a second direction different from the first direction and is commonly connected to the first and second switching elements. First and second data lines extend in the first direction and are connected to the first and second switching elements, respectively.

Claims (94)

1. A liquid crystal display comprising:

a pixel array having a plurality of pixels in a matrix on a substrate, the matrix having at least a first pixel row and a second pixel row adjacent the first pixel row, both the first pixel row and the second pixel row extending in a first direction, a first pixel and a second pixel of the first pixel row being adjacent to each other along the first direction, the first pixel and the second pixel respectively including a first switching element and a second switching element;

a first common gate line that extends in a second direction different from the first direction and is commonly connected to the first switching element and to the second switching element; and

a first data line and a second data line that extend in the first direction and are connected to the first switching element and to the second switching element, respectively,

wherein the first direction is a direction in which each of the data lines extend and the second direction is a direction in which each of the gate lines extend, and

wherein the second pixel row is adjacent in the second direction to the first pixel row,

wherein:

a third data line is further provided on the substrate,

the first data line, the second data line and the third data line are on the substrate at repeated intervals,

the second data line and the third data line are opposed to and substantially parallel to each other,

the first row is between the first data line and the second data line, and

the second pixel row is between the third data line and the first data line,

wherein:

a second common gate line is further provided on the substrate,

the first common gate line and second common gate line are on the substrate at repeated intervals,

the second common gate line is adjacent to and substantially parallel to the first common gate line, and

the second pixel is between the first common gate line and the second common gate line, and

wherein:

the pixel array includes six pixels in a 2×3 matrix, the six pixels including the first pixel, the second pixel, a third pixel, a fourth pixel, a fifth pixel and a sixth pixel,

the first pixel, the second pixel, and the third pixel having a third switching element, are in the first pixel row,

the fourth pixel, the fifth pixel and the sixth pixel, respectively including a fourth switching element, a fifth switching element and a sixth switching element, are in the second pixel row,

the third switching element is connected to the second common gate line and to the second data line,

the fourth switching element is connected to the first common gate line and to the third data line,

the fifth switching element is connected to the second common gate line and to the third data line, and

the sixth switching element is connected to the second common gate line and to the first data line.

2. The liquid crystal display of claim 1 , wherein:

to the first data line, a first signal is consecutively applied twice followed by a second signal consecutively applied twice, at repeated intervals,

to the second data line, the second signal is consecutively applied twice followed by the first signal consecutively applied twice, at repeated intervals, and

to the third data line, the first signal is consecutively applied twice followed by the second signal consecutively applied twice, at repeated intervals.

3. The liquid crystal display of claim 1 , wherein the first signal and the second signal are alternately applied to adjacent data lines.

4. A liquid crystal display comprising:

a pixel array having a plurality of pixels in a matrix on a substrate, the matrix having at least a first pixel row and a second pixel row adjacent the first pixel row, both the first pixel row and the second pixel row extending in a first direction, a first pixel and a second pixel of the first pixel row being adjacent to each other along the first direction, the first pixel and the second pixel respectively including a first switching element and a second switching element;

a first common gate line that extends in a second direction different from the first direction and is commonly connected to the first switching element and to the second switching element; and

a first data line and a second data line that extend in the first direction and are connected to the first switching element and to the second switching element, respectively,

wherein the first direction is a direction in which each of the data lines extend and the second direction is a direction in which each of the gate lines extend, and

wherein the second pixel row is adjacent in the second direction to the first pixel row,

wherein:

a third data line is further provided on the substrate,

the first data line, the second data line and the third data line are on the substrate at repeated intervals,

the third data line and the second data line are opposed to and substantially parallel to each other,

the first pixel row is between the second data line and the first data line, and

the second pixel row is between the first data line and the third data line,

wherein:

a second common gate line is further provided on the substrate,

the first common gate line and the second common gate line are on the substrate at repeated intervals,

the second common gate line is adjacent to and substantially parallel to the first common gate line, and

the second pixel is between the first common gate line and the second common gate lines,

wherein:

the pixel array includes 12 pixels in a 2×6 matrix,

the first pixel row includes the first pixel, the second pixel, a third pixel, a fourth pixel, a fifth pixel and a sixth pixel, respectively including the first switching element, the second switching element, a third switching element, a fourth switching element, and a sixth switching element, along the first direction,

the second pixel row includes a seventh pixel, an eighth pixel, a ninth pixel, a tenth pixel, an eleventh pixel and a twelfth pixel, respectively including a seventh switching element, an eighth switching element, a ninth switching element, a tenth switching element an eleventh switching element and a twelfth switching element, along the first direction,

the third switching element is connected to the second common gate line and to the second data line,

the fourth switching element is connected to a second first common gate line and to the second data line,

the fifth switching element is connected to a second second common gate line and to the second data line,

the sixth switching element is connected to the second second common gate line and to the first data line,

the seventh switching element is connected to the first common gate line and to the third data line,

the eighth switching element is connected to the second common gate line and to the third data line,

the ninth switching element is connected to the second common gate line and to the first data line,

the tenth switching element is connected to the second first common gate line and to the first data line,

the eleventh switching element is connected to the second first common gate line and to the third data line, and

the twelfth switching element is connected to the second second common gate line and to the third data line.

5. The liquid crystal display of claim 4 , wherein the first signal and the second signal are alternately applied to adjacent data lines.

6. A liquid crystal display comprising:

a pixel array having a plurality of pixels in a matrix on a substrate, the matrix having at least a first pixel row and a second pixel row adjacent the first pixel row, both the first pixel row and the second pixel row extending in a first direction, a first pixel and a second pixel of the first pixel row being adjacent to each other along the first direction, the first pixel and the second pixel restively including a first switching element and a second switching element;

a first common gate line that extends in a second direction different from the first direction and is commonly connected to the first switching element and to the second switching element; and

a first data line and a second data line that extend in the first direction and are connected to the first switching element and to the second switching element, respectively,

wherein the first direction is a direction in which each of the data lines extend and the second direction is a direction in which each of the gate lines extend, and

wherein the second pixel row is adjacent in the second direction to the first pixel row,

wherein:

a third data line is further provided on the substrate,

the first data line, the second data line and the third data line are on the substrate at repeated intervals,

the third data line and the first data line are opposed to and substantially parallel to each other,

the first pixel row is between the first data line and the second data line, and

the second pixel row is between the second data line and the third data line,

wherein:

a second common gate line is further provided on the substrate,

the first common gate line and the second common gate line are on the substrate at repeated intervals,

the second common gate line is adjacent to and substantially parallel to the first common gate line, and

the second pixel is between the first common gate line and the second common gate line, and

wherein:

the pixel array includes 12 pixels in a 2×6 matrix,

the first pixel row includes the first pixel, the second pixel, a third pixel, a fourth pixel, a fifth pixel and a sixth pixel, respectively including the first switching element, the second switching element, a third switching element, a fourth switching element, a fifth switching element and a sixth switching element, along the first direction,

the second pixel row includes a seventh pixel, an eighth pixel, a ninth pixel, a tenth pixel, an eleventh pixel and a twelfth pixel, respectively including a seventh switching element, an eighth switching element, a ninth switching element, a tenth switching element, an eleventh switching element and a twelfth switching element, along the first direction,

the third switching element is connected to the second common gate line and to the first data line,

the fourth switching element is connected to a second first common gate line and to the first data line,

the fifth switching element is connected to a second second common gate line and to first data line,

the sixth switching element is connected to the second second common gate line and to the second data line,

the seventh switching element is connected to the first common gate line and to the third data line,

the eighth switching element is connected to the second common gate line and to the second data line,

the ninth switching element is connected to the second common gate line and to the third data line,

the tenth switching element is connected to the second first common gate line and to the second data line,

the eleventh switching element is connected to the second first common gate line and to the third data line, and

the twelfth switching element is connected to the second second common gate line and to the third data line.

7. The liquid crystal display of claim 6 , wherein the first signal and the second signal are alternately applied to adjacent data lines.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 17, 2012
From: SAMSUNG ELECTRONICS CO., LTD.
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 029045/0860 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 24, 2009
From: LEE, BONG-JUN; LEE, JONG-HWAN
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 023566/0714 →
Priority Claims (1)
KR 10-2008-0129430 · Dec 18, 2008 · national
Continuity (1)
Related Publication 20100156771A1 · Jun 24, 2010