IP Library Granted Patent US 8,405,646
Granted Patent B2
US 8,405,646 · App. 12/629,884 · Granted Mar 26, 2013

Display panel and active device array substrate thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,405,646
App. No.
12/629,884
Granted
Mar 26, 2013
Kind
B2
Abstract

A display panel including an active device array substrate, an opposite substrate and a display medium is provided. The active device array substrate includes a substrate, scan lines, data lines, pixel units, and data signal transmission lines. The scan lines and data lines define a plurality of pixel regions on the substrate. Each pixel unit is disposed within one of the pixel regions respectively, and each pixel unit includes a plurality of sub-pixel units. The sub-pixel units within the same pixel unit are electrically connected with the same data line, and each sub-pixel unit within the same pixel unit is electrically connected with one of the scan lines respectively. Each data signal transmission line is electrically connected with one of the data lines, and an extending direction of the data signal transmission line is substantially parallel with an extending direction of the scan lines.

Claims (58)

1. A display panel, comprising:

an active device array substrate, wherein the active device array substrate comprises:

a substrate;

a plurality of scan lines disposed parallel to each other on the substrate;

a plurality of data lines disposed parallel to each other on the substrate, wherein the scan lines and the data lines cross over each other and define a plurality of pixel regions on the substrate;

a plurality of pixel units, wherein each of the plurality of pixel units is disposed within one of the plurality of pixel regions respectively, and each of the plurality of pixel units comprises a plurality of sub-pixel units, and the sub-pixel units within the same pixel unit are electrically connected to the same data line, and each of the plurality of sub-pixel units within the same pixel unit is electrically connected to one of the plurality of the scan lines respectively;

a plurality of data signal transmission lines disposed on the substrate, wherein each of the plurality of data signal transmission lines is electrically connected to one of the plurality of data lines respectively and an extending direction of the plurality of data signal transmission lines is substantially parallel to an extending direction of the plurality of scan lines, and wherein the number of the plurality of data signal transmission lines is smaller than the number of the plurality of scan lines, and each of the plurality of data signal transmission lines is disposed between two adjacent rows of the plurality of the sub-pixel units;

an opposite substrate disposed above the active device array substrate; and

a display medium disposed between the opposite substrate and the active device array substrate.

2. The display panel of claim 1 , wherein the extending direction of the plurality of scan lines is substantially perpendicular to the extending direction of the plurality of data lines.

3. The display panel of claim 1 , wherein each of the plurality of data signal transmission lines is disposed between two adjacent rows of the plurality of the pixel units.

4. The display panel of claim 1 , wherein the substrate comprises a display region and a non-display region contiguous to the display region, and the plurality of pixel units are disposed within the display region, and the plurality of the scan lines, the plurality of the data lines and the plurality of the data signal transmission lines extend from the display region to the non-display region.

5. The display panel of claim 4 , wherein the active device array substrate further comprises a driving chip disposed on the non-display region, and the driving chip is electrically connected to the plurality of scan lines, the plurality of data lines and the plurality of data signal transmission lines.

6. The display panel of claim 4 , wherein the active device array substrate further comprises an integrated gate driver on array (GOA) disposed on the non-display region, and the integrated gate driver on array is electrically connected to the plurality of scan lines, the plurality of data lines and the plurality of data signal transmission lines.

7. The display panel of claim 6 , wherein the driving chip and the integrated gate driver on array are disposed at the same side of the plurality of pixel units.

8. The display panel of claim 6 , wherein the driving chip and the integrated gate driver on array are disposed at different sides of the plurality of pixel units.

9. An active device array substrate, comprising:

a substrate;

a plurality of scan lines disposed parallel to each other on the substrate;

a plurality of data lines disposed parallel to each other on the substrate, wherein the scan lines and the data lines cross over each other and define a plurality of pixel regions on the substrate;

a plurality of pixel units, wherein each of the plurality of pixel units is disposed within one of the plurality of pixel regions respectively, and each of the plurality of pixel units comprises a plurality of sub-pixel units, and the sub-pixel units within the same pixel unit are electrically connected to the same data line, and each of the plurality of sub-pixel units within the same pixel unit is electrically connected to one of the plurality of the scan lines respectively; and

a plurality of data signal transmission lines disposed on the substrate, wherein each of the plurality of data signal transmission lines is electrically connected to one of the plurality of data lines respectively and an extending direction of the plurality of data signal transmission lines is substantially parallel to an extending direction of the plurality of scan lines, and wherein the number of the plurality of data signal transmission lines is smaller than the number of the plurality of scan lines, and each of the plurality of data signal transmission lines is disposed between two adjacent rows of the plurality of the sub-pixel units.

10. The active device array substrate of claim 9 , wherein the extending direction of the plurality of scan lines is substantially perpendicular to the extending direction of the plurality of data lines.

11. The active device array substrate of claim 9 , wherein each of the plurality of data signal transmission lines is disposed between two adjacent rows of the plurality of the pixel units.

12. The active device array substrate of claim 9 , wherein the substrate comprises a display region and a non-display region contiguous to the display region, and the plurality of pixel units are disposed within the display region, and the plurality of the scan lines, the plurality of the data lines and the plurality of the data signal transmission lines extend from the display region to the non-display region.

13. The active device array substrate of claim 12 further comprising a driving chip disposed on the non-display region, wherein the driving chip is electrically connected to the plurality of scan lines, the plurality of data lines and the plurality of data signal transmission lines.

14. The active device array substrate of claim 12 further comprising an integrated gate driver on array (GOA) disposed on the non-display region, wherein the integrated gate driver on array is electrically connected to the plurality of scan lines, the plurality of data lines and the plurality of data signal transmission lines.

15. The active device array substrate of claim 14 , wherein the driving chip and the integrated gate driver on array are disposed at the same side of the plurality of pixel units.

16. The active device array substrate of claim 14 , wherein the driving chip and the integrated gate driver on array are disposed at different sides of the plurality of pixel units.

17. A display panel, comprising:

an active device array substrate, wherein the active device array substrate comprises:

a substrate;

a plurality of scan lines disposed parallel to each other on the substrate;

a plurality of data lines disposed parallel to each other on the substrate, wherein the scan lines and the data lines cross over each other and define a plurality of pixel regions on the substrate;

a plurality of pixel units, wherein each of the plurality of pixel units is disposed within one of the plurality of pixel regions respectively, and each of the plurality of pixel units comprises a plurality of sub-pixel units, and the sub-pixel units within the same pixel unit are electrically connected to the same data line, and each of the plurality of sub-pixel units within the same pixel unit is electrically connected to one of the plurality of the scan lines respectively;

a plurality of data signal transmission lines disposed on the substrate, wherein each of the plurality of data signal transmission lines is electrically connected to one of the plurality of data lines respectively and an extending direction of the plurality of data signal transmission lines is substantially parallel to an extending direction of the plurality of scan lines, and wherein the number of the plurality of data signal transmission lines is smaller than the number of the plurality of scan lines, and each of the plurality of data signal transmission lines is disposed between two adjacent rows of the plurality of the pixel units;

an opposite substrate disposed above the active device array substrate; and

a display medium disposed between the opposite substrate and the active device array substrate.

18. The display panel of claim 17 , wherein the extending direction of the plurality of scan lines is substantially perpendicular to the extending direction of the plurality of data lines.

19. The display panel of claim 17 , wherein each of the plurality of data signal transmission lines is disposed between two adjacent rows of the plurality of the sub-pixel units.

20. The display panel of claim 17 , wherein the substrate comprises a display region and a non-display region contiguous to the display region, and the plurality of pixel units are disposed within the display region, and the plurality of the scan lines, the plurality of the data lines and the plurality of the data signal transmission lines extend from the display region to the non-display region.

21. The display panel of claim 20 , wherein the active device array substrate further comprises a driving chip disposed on the non-display region, and the driving chip is electrically connected to the plurality of scan lines, the plurality of data lines and the plurality of data signal transmission lines.

22. The display panel of claim 20 , wherein the active device array substrate further comprises an integrated gate driver on array (GOA) disposed on the non-display region, and the integrated gate driver on array is electrically connected to the plurality of scan lines, the plurality of data lines and the plurality of data signal transmission lines.

23. The display panel of claim 22 , wherein the driving chip and the integrated gate driver on array are disposed at the same side of the plurality of pixel units.

24. The display panel of claim 22 , wherein the driving chip and the integrated gate driver on array are disposed at different sides of the plurality of pixel units.

25. An active device array substrate, comprising:

a substrate;

a plurality of scan lines disposed parallel to each other on the substrate;

a plurality of data lines disposed parallel to each other on the substrate, wherein the scan lines and the data lines cross over each other and define a plurality of pixel regions on the substrate;

a plurality of pixel units, wherein each of the plurality of pixel units is disposed within one of the plurality of pixel regions respectively, and each of the plurality of pixel units comprises a plurality of sub-pixel units, and the sub-pixel units within the same pixel unit are electrically connected to the same data line, and each of the plurality of sub-pixel units within the same pixel unit is electrically connected to one of the plurality of the scan lines respectively; and

a plurality of data signal transmission lines disposed on the substrate, wherein each of the plurality of data signal transmission lines is electrically connected to one of the plurality of data lines respectively and an extending direction of the plurality of data signal transmission lines is substantially parallel to an extending direction of the plurality of scan lines, and wherein the number of the plurality of data signal transmission lines is smaller than the number of the plurality of scan lines, and each of the plurality of data signal transmission lines is disposed between two adjacent rows of the plurality of the pixel units.

26. The active device array substrate of claim 25 , wherein the extending direction of the plurality of scan lines is substantially perpendicular to the extending direction of the plurality of data lines.

27. The active device array substrate of claim 25 , wherein each of the plurality of data signal transmission lines is disposed between two adjacent rows of the plurality of the sub-pixel units.

28. The active device array substrate of claim 25 , wherein the substrate comprises a display region and a non-display region contiguous to the display region, and the plurality of pixel units are disposed within the display region, and the plurality of the scan lines, the plurality of the data lines and the plurality of the data signal transmission lines extend from the display region to the non-display region.

29. The active device array substrate of claim 28 further comprising a driving chip disposed on the non-display region, wherein the driving chip is electrically connected to the plurality of scan lines, the plurality of data lines and the plurality of data signal transmission lines.

30. The active device array substrate of claim 28 further comprising an integrated gate driver on array (GOA) disposed on the non-display region, wherein the integrated gate driver on array is electrically connected to the plurality of scan lines, the plurality of data lines and the plurality of data signal transmission lines.

31. The active device array substrate of claim 30 , wherein the driving chip and the integrated gate driver on array are disposed at the same side of the plurality of pixel units.

32. The active device array substrate of claim 30 , wherein the driving chip and the integrated gate driver on array are disposed at different sides of the plurality of pixel units.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 15, 2024
From: AUO CORPORATION
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 068323/0055 →
CHANGE OF NAME Recorded Jun 20, 2024
From: AU OPTRONICS CORPORATION
To: AUO CORPORATION
Reel/Frame 067797/0978 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 14, 2009
From: LO, WAN-YU; WANG, TSAN-CHUN; CHEN, YU-CHENG; CHEN, MAW-SONG
To: AU OPTRONICS CORPORATION
Reel/Frame 023645/0402 →