IP Library Granted Patent US 8,093,614
Granted Patent B2
US 8,093,614 · App. 12/631,747 · Granted Jan 10, 2012

LED array

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,093,614
App. No.
12/631,747
Granted
Jan 10, 2012
Kind
B2
Abstract

An illuminator ( 1 ) has bare semiconductor die light emitting diodes ( 7 ) on pads ( 11 ) of Ag/Ni/Ti material. A Si wafer ( 13 ) has a rough upper surface, and this roughness is carried through an oxide layer ( 12 ) and the pads ( 11 ) to provide a rough but reflective upper surface of the pads ( 11 ), thus forming a diffuser. Epoxy encapsulant ( 9 ) is deposited in a layer over the diodes ( 7 ) and the pads ( 11 ), and it is index matched with a top diffuser plate ( 8 ) of opal glass.

Claims (11)

1. A method of producing an illuminator comprising the steps of:

providing a base layer of substrate material having a rough upper surface;

applying a top layer of substrate reflective material over the base layer so that surface roughness of the base layer upper surface is carried through to the top layer upper surface;

etching the top layer to define pads;

placing light emitting diodes in the form of bare semiconductor die on the substrate; and

applying encapsulant over the diodes and the substrate.

2. A method as claimed in claim 1 , wherein the base layer comprises silicon.

3. A method as claimed in claim 2 , wherein the base layer further comprises silicon dioxide.

4. A method as claimed in claim 3 , wherein the silicon is a wafer having a rough upper surface, and the silicon dioxide is grown on said rough upper surface.

5. A method as claimed in claim 1 , wherein the top layer comprises Ag.

6. A method as claimed in claim 1 , wherein the pads have a size such that the ratio of footprint of the diodes to that of the pads is equal to or less than approximately 1:50.

Assignments (4)
RELEASE OF SECURITY INTEREST Recorded Feb 8, 2023
From: SILICON VALLEY BANK
To: PHOSEON TECHNOLOGY, INC.
Reel/Frame 062687/0618 →
SECURITY INTEREST Recorded Jan 13, 2017
From: PHOSEON TECHNOLOGY, INC.
To: SILICON VALLEY BANK
Reel/Frame 041365/0727 →
SECURITY INTEREST Recorded Apr 10, 2014
From: PHOSEON TECHNOLOGY, INC.
To: SILICON VALLEY BANK
Reel/Frame 032650/0958 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 18, 2012
From: APPLIED OPTOTECH LIMITED
To: PHOSEON TECHNOLOGY, INC.
Reel/Frame 029154/0730 →