IP Library Granted Patent US 8,671,369
Granted Patent B2
US 8,671,369 · App. 12/633,575 · Granted Mar 11, 2014

Quantum Karnaugh map

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,671,369
App. No.
12/633,575
Granted
Mar 11, 2014
Kind
B2
Abstract

Techniques for determining and a computing device configured to determine a quantum Karnaugh map through decomposing a quantum circuit into a multiple number of sub-circuits are provided. Also, techniques for obtaining and a computing device configured to obtain a quantum circuit which includes the minimum number of gates among possible quantum circuits corresponding to a quantum Karnaugh map are also provided.

Claims (278)

1. A computing device configured to design a quantum circuit comprising:

a first module configured to group entries other than identity (I) entries in a quantum Karnaugh map into one or more groups, and to determine a plurality of sets of groups, wherein each group is comprised of neighboring entries, and the number of the neighboring entries of each group is 2 n (n is an integer equal to or greater than zero);

a second module configured to determine a plurality of quantum circuits corresponding to the quantum Karnaugh map based on the plurality of sets of groups, wherein the plurality of sets of groups are decomposed into C-NOT gates and single qubit gates;

a third module configured to determine a number of single qubit gates and C-NOT gates required for each of the plurality of quantum circuits; and

a selector configured to select a quantum circuit having a minimum number of single qubit gates and C-NOT gates among the plurality of quantum circuits.

2. The computing device of claim 1 , wherein the first module is further configured to determine the plurality of sets of groups for each sequence of control qubits of the quantum Karnaugh map.

3. The computing device of claim 2 , wherein the minimum number of single qubit gates and C-NOT gates is determined based on the following equation:

N

m

=

{

10

+

4

N

m

/

2

+

2

N

m

-

1

+

l

=

3

m

(

3

+

2

N

l

-

2

)

if

R

(

m

/

2

)

=

0

10

+

2

N

Q

(

m

/

2

)

+

1

+

2

N

Q

(

m

/

2

)

+

2

N

m

-

1

+

l

=

3

m

(

3

+

2

N

l

-

2

)

if

R

(

m

/

2

)

=

1

where m (m≧zero) is the number of control qubits, Q(m/2) is a quotient of m/2, R(m/2) is a remainder of m/2, and N m is the minimum number of single qubit gates and C-NOT gates.

4. The computing device of claim 1 , wherein the first module is configured to group the entries other than the identity entries into one or more rectangular groups.

5. The computing device of claim 1 , wherein the one or more groups include rectangular groups.

6. The computing device of claim 1 , wherein the second module is configured to determine the plurality of quantum circuits by obtaining qubit gates corresponding to the groups where each qubit gate is controlled by qubits on which each group depends.

7. The computing device of claim 1 , wherein the second module is configured to determine a number of control qubits for each group.

8. The computing device of claim 1 , wherein the second module is configured to determine a type of operator for each group.

9. The computing device of claim 1 , further comprising determining a type of operator for each rectangular group.

10. A method for designing a quantum circuit which is implemented on a computing device, the method comprising:

receiving, at the computing device, entries other than identity (I) entries in a quantum Karnaugh map to group into one or more rectangular groups, and determining a plurality of sets of the rectangular groups, wherein each rectangular group is comprised of neighboring entries, and a number of the neighboring entries of each rectangular group is 2 n (n is an integer equal to or greater than zero);

determining, by the computing device, a plurality of quantum circuits corresponding to the quantum Karnaugh map based on the plurality of sets of rectangular groups;

determining, by the computing device, a number of single qubit gates and C-NOT gates required for each of the plurality of quantum circuits by decomposing qubit gates corresponding to the plurality of sets of rectangular groups into single quite gates and C-NOT gates; and

selecting, by the computing device, a quantum circuit having a minimum number of single qubit gates and C-NOT gates among the plurality of quantum circuits.

11. The method of claim 10 , wherein the plurality of sets of rectangular groups are determined for each sequence of control qubits of the quantum Karnaugh map.

12. The method of claim 11 , wherein the minimum number of single qubit gates and C-NOT gates is determined based on the following equations:

N

m

=

{

10

+

4

N

m

/

2

+

2

N

m

-

1

+

l

=

3

m

(

3

+

2

N

l

-

2

)

if

R

(

m

/

2

)

=

0

10

+

2

N

Q

(

m

/

2

)

+

1

+

2

N

Q

(

m

/

2

)

+

2

N

m

-

1

+

l

=

3

m

(

3

+

2

N

l

-

2

)

if

R

(

m

/

2

)

=

1

where m (m≧zero) is the number of control qubits, Q(m/2) is a quotient of m/2, R(m/2) is a remainder of m/2, and N m is the minimum number of gates.

13. A storage medium device having computer readable instructions embodied therewith, the computer readable instructions when executed on a computing device cause the computing device to perform the method of claim 10 .

14. The method of claim 10 , further comprising obtaining qubit gates corresponding to the rectangular groups where each qubit gate is controlled by qubits on which each rectangular group depends.

15. The method of claim 10 , further comprising determining a number of control qubits for each rectangular group.

16. A computing device configured to design a quantum circuit comprising:

a first module configured to group entries other than identity (I) entries in a quantum Karnaugh map into one or more groups, and to determine a plurality of sets of groups that includes groups for each sequence of control qubits of the quantum Karnaugh map, wherein each group is comprised of neighboring entries, and the number of the neighboring entries of each group is 2 n (n is an integer equal to or greater than zero);

a second module configured to determine a plurality of quantum circuits corresponding to the quantum Karnaugh map based on the plurality of sets of groups;

a third module configured to determine a number of single qubit gates and C-NOT gates required for each of the plurality of quantum circuits; and

a selector configured to select a quantum circuit having a minimum number of single qubit gates and C-NOT gates among the plurality of quantum circuits.

17. The computing device of claim 16 , wherein:

the first module is configured to group the entries other than the identity entries into one or more rectangular groups;

the second module is configured to determine a number of control qubits for each group and determine a type of operator for each group.

18. A method for designing a quantum circuit which is implemented on a computing device, the method comprising:

receiving, at the computing device, entries other than identity (I) entries in a quantum Karnaugh map to group into one or more rectangular groups, and determining a plurality of sets of the rectangular groups that includes groups for each sequence of control qubits of the quantum Karnaugh map, wherein each rectangular group is comprised of neighboring entries, and a number of the neighboring entries of each rectangular group is 2 n (n is an integer equal to or greater than zero);

determining, by the computing device, a plurality of quantum circuits corresponding to the quantum Karnaugh map based on the plurality of sets of rectangular groups;

determining, by the computing device, a number of single qubit gates and C-NOT gates required for each of the plurality of quantum circuits; and

selecting, by the computing device, a quantum circuit having a minimum number of single qubit gates and C-NOT gates among the plurality of quantum circuits.

19. The method of claim 18 , further comprising:

determining a number of control qubits for each group; and

determining a type of operator for each group.

20. A computing device configured to design a quantum circuit comprising:

a first module configured to group entries other than identity (I) entries in a quantum Karnaugh map into one or more groups, and to determine a plurality of sets of groups, wherein each group is comprised of neighboring entries, and the number of the neighboring entries of each group is 2 n (n is an integer equal to or greater than zero);

a second module configured to determine a plurality of quantum circuits corresponding to the quantum Karnaugh map based on the plurality of sets of groups, wherein the second module is configured to determine a type of operator for each group;

a third module configured to determine a number of single qubit gates and C-NOT gates required for each of the plurality of quantum circuits; and

a selector configured to select a quantum circuit having a minimum number of single qubit gates and C-NOT gates among the plurality of quantum circuits.

21. The computing device of claim 20 , wherein:

the first module is configured to:

group the entries other than the identify entries into one or more rectangular groups; and

determine the plurality of sets of groups for each sequence of control qubits of the quantum Karnaugh map; and

the second module is configured to determine a number of control qubits for each group.

22. A method for designing a quantum circuit which is implemented on a computing device, the method comprising:

receiving, at the computing device, entries other than identity (I) entries in a quantum Karnaugh map to group into one or more rectangular groups, and determining a plurality of sets of the rectangular groups, wherein each rectangular group is comprised of neighboring entries, and a number of the neighboring entries of each rectangular group is 2 n (n is an integer equal to or greater than zero);

determining, by the computing device, a type of operator for each rectangular group;

determining, by the computing device, a plurality of quantum circuits corresponding to the quantum Karnaugh map based on the qubit gates corresponding to the plurality of sets of rectangular groups;

determining, by the computing device, a number of single qubit gates and C-NOT gates required for each of the plurality of quantum circuits; and

selecting, by the computing device, a quantum circuit having a minimum number of single qubit gates and C-NOT gates among the plurality of quantum circuits.

23. The method of claim 22 , further comprising:

determining the plurality of sets of the rectangular groups for each sequence of control qubits of the quantum Karnaugh map; and

determining a type of operator for each group.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 22, 2022
From: UNIVERSITY OF SEOUL INDUSTRY COOPERATION FOUNDATION
To: FIRST QUANTUM INC.
Reel/Frame 060862/0230 →
RELEASE OF SECURITY INTEREST Recorded Jul 31, 2019
From: CRESTLINE DIRECT FINANCE, L.P.
To: EMPIRE TECHNOLOGY DEVELOPMENT LLC
Reel/Frame 049924/0794 →
SECURITY INTEREST Recorded Jan 29, 2019
From: EMPIRE TECHNOLOGY DEVELOPMENT LLC
To: CRESTLINE DIRECT FINANCE, L.P.
Reel/Frame 048373/0217 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 8, 2009
From: AHN, DOYEOL
To: UNIVERSITY OF SEOUL INDUSTRY COOPERATION FOUNDATION
Reel/Frame 023622/0979 →